



# **CPC503**

6U CompactPCI Processor Module

# **User Manual**

Rev. 001b E June 2014



The product described in this manual is compliant with all related CE standards.

Product Title:CPC503Document name:CPC503 User ManualManual version:001b ERef. docs:CPC503-UM-v0.02-R (IMES.421459.503 RE)

Copyright © 2014 Fastwel Co. Ltd. All rights reserved.

#### **Revision Record**

| Rev.<br>Index | Brief Description   | Product Index | Date          |
|---------------|---|---------------|---------------|
| 001           | Initial version   | CPC503        | June 2012     |
| 001a          | Changes in the delivery checklist                                     | CPC503        | December 2012 |
| 001b          | Description of key parameters and BIOS for CPC503-02 has been addded. | CPC503        | June 2014     |

#### **Contact Information**

|          | Fastwel Co. Ltd                      |            | Fastwel Corporation US             |  |  |
|----------|--------------------------------------|------------|------------------------------------|--|--|
| Address: | 108 Profsoyuznaya st.,               |            | 55 Washington St. #310             |  |  |
|          | Moscow 117437,<br>Russian Federation |            | Brooklyn, NY 11201<br>USA          |  |  |
| Tel.:    | +7 (495) 232-1681                    |            | +1 (718) 554-3686                  |  |  |
| Fax:     | +7 (495) 232-1654                    |            | +1 (718) 797-0600                  |  |  |
|          |                                      | Toll free: | +1 (877) 787-8443 (1-877-RURUGGED) |  |  |
| E-mail:  | info@fastwel.com                     |            |                                    |  |  |
| Web:     | http://www.fastwel.com/              |            |                                    |  |  |



# **Table of Contents**

|   | List c | of TablesT      | able of Con    | tents   | 1  |  |  |
|---|--------|-----------------|----------------|---|----|--|--|
|   | List c | of Tables       |                |   | 1  |  |  |
|   | List c | List of Figures |                |   |    |  |  |
|   | Nota   | tion Conve      | entions        |   | 4  |  |  |
|   | Gene   | eral Safety     | Precaution     | S   | 5  |  |  |
|   | Unpa   | acking, Ins     | pection and    | I Handling                                    | 6  |  |  |
|   | Three  | e Year Wa       | arranty        |   | 7  |  |  |
| 1 | Intro  | oduction        |                |   |    |  |  |
|   | 1.1    | System          | Overview       |   |    |  |  |
|   | 1.2    | General         | Descriptior    | n of the Module                               |    |  |  |
| 2 | Proc   | duct Gen        | eral Inform    | mation  |    |  |  |
|   | 2.1    | CPC503          | 3 Key Parar    | neters  | 9  |  |  |
|   | 2.2    | CPC503          | 3 Versions     |   |    |  |  |
|   | 2.3    | CPC503          | 3 Package (    | Contents                                      |    |  |  |
|   | 2.4    | CPC503          | 3 Packaging    | g Information                                 |    |  |  |
|   | 2.5    | Possibil        | ities of the S | -<br>System Expansion                         |    |  |  |
|   |        | 2.5.1           | PMC/XN         | IC Modules                                    |    |  |  |
|   |        | 2.5.2           | Rear I/O       | RIO587 Expansion Module                       |    |  |  |
|   | 2.6    | System          | Information    | 1   | 14 |  |  |
|   | 2.7    | CPC503 Diagrams |                |   | 14 |  |  |
|   |        | 2.7.1           | Block Dia      | Block Diagram                                 |    |  |  |
|   |        | 2.7.2           | Module A       | Appearance                                    |    |  |  |
|   |        | 2.7.3           | Module I       | _ayout  |    |  |  |
|   |        | 2.7.4           | Module [       | Dimensions                                    |    |  |  |
| 3 | Deta   | ailed Des       | cription       |   | 19 |  |  |
|   | 3.1    | Functior        | nal Nodes C    | Dperation Features                            |    |  |  |
|   | 3.2    | Module          | Interfaces     |   |    |  |  |
|   |        | 3.2.1           | PMC/XN         | IC Interface                                  |    |  |  |
|   |        |                 | 3.2.1.1        | XMC Interface                                 |    |  |  |
|   |        |                 | 3.2.1.2        | PMC Interface                                 |    |  |  |
|   |        | 3.2.2           | SATA In        | terface                                       |    |  |  |
|   |        | 3.2.3           | Connect        | ors on CPC503 Front Panel                     |    |  |  |
|   |        |                 | 3.2.3.1        | USB   |    |  |  |
|   |        |                 | 3.2.3.2        | Gigabit Ethernet                              |    |  |  |
|   |        |                 | 3.2.3.3        | DVI-I   |    |  |  |
|   |        |                 | 3.2.3.4        | DisplayPort                                   |    |  |  |
|   |        | 3.2.4           | LED Indi       | icators on CPC503 Front Panel                 |    |  |  |
|   |        | 3.2.5           | Compac         | tPCI Interface                                |    |  |  |
|   |        |                 | 3.2.5.1        | Operation in the System Slot (System Master)  |    |  |  |
|   |        |                 | 3.2.5.2        | Operation in the Peripheral Slot (Slave Mode) |    |  |  |
|   |        |                 | 3.2.5.3        | Packet Switching Backplane PICMG 2.16         |    |  |  |
|   |        |                 | 3.2.5.4        | Handle switch                                 |    |  |  |
|   |        |                 | 3.2.5.5        | Power supply mode LED (SYS)                   |    |  |  |
|   |        |                 |                |   |    |  |  |

1

Fastwel

|          |              | 3.2.6      | Compact       | PCI Connectors  | 31 |
|----------|--------------|------------|---------------|---|----|
|          |              |            | 3.2.6.1       | CompactPCI Connector Color Coding                                   | 32 |
|          |              |            | 3.2.6.2       | CompactPCI Connectors XS17 and XS16 Pinouts                         | 33 |
|          |              |            | 3.2.6.3       | CompactPCI Input/Output Connectors XP9, XS15 and XS14 (J3 - J5) and |    |
|          |              |            |               | Designation of Their Pins   | 35 |
|          | 3.3          | Timers     |               |   | 38 |
|          |              | 3.3.1      | Watchdog      | ) Timer   | 38 |
|          |              |            | I/O Regist    | ters of the WDT Controller  | 39 |
|          | 3.4          | SPI Cont   | troller / LED | s / GPIO  | 41 |
|          |              | 3.4.1      | SPI Contr     | oller Registers Description   | 41 |
|          |              | 3.4.2      | SPI devic     | e programming   | 42 |
|          |              | 3.4.3      | FRAM          |   | 43 |
|          | 3.5          | Local SN   | Bus Device    | ?S  | 43 |
|          | 3.6          | Battery    |               |   | 43 |
|          | 3.7          | NAND FI    | ash           |   | 43 |
| 4        | Insta        | allation   |               |   | 44 |
|          | 4.1          | Safetv R   | egulations    |   | 44 |
|          | 4.2          | CPC503     | Installation  | Procedure   | 45 |
|          | 4.3          | Module F   | Removal Pro   | ocedure   |    |
|          | 4.4          | CPC503     | Peripheral    | Devices Installation  |    |
|          |              | 4.4.1      | USB Devi      | ces Installation  |    |
|          |              | 4.4.2      | Connectio     | on of devices to Rear I/O module                                    |    |
|          |              | 4.4.3      | Battery Re    | eplacement  | 47 |
| 5        | Con          | figuration | )             |   | 48 |
| Ŭ        | 5.1          | Resetting  | g BIOS Setu   | up parameters, using XP2 jumper                                     |    |
| 6        | CPC          | 503 mod    | ule trouble   | eshooting   | 49 |
| 7        | Bow          | or consu   | motion        |   | 50 |
| <i>'</i> | F0w          | er consu   |               | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,                             | 50 |
| 8        | Envi         | ronmenta   | ai exposur    | 'e  | 51 |
|          | 8.1          | Tempera    | iture mode.   |   | 51 |
|          | 8.2          | CPC503     | operating c   | onditions and MTBF  | 51 |
| 9        | Usef         | ul Abbrev  | viations, A   | cronyms and Short-cuts  | 53 |
| 10 A     | MI Ap        | tio BIOS   | Setup (CP     | C503-02)  | 55 |
|          | 10.1         | BIOS       | Setup star    | t   | 55 |
|          | 10.2         | Main       |               |   | 55 |
|          | 10.3         | Adva       | nced          |   |    |
|          | 10.4         | Boot       | sei           |   | 09 |
|          | 10.5         | Secu       | <br>ıritv     |   |    |
|          | 10.7         | Save       | & Exit        |   | 85 |
| List     | of table     | es         |               |   |    |
| Table    | 0.4          | 0          | intom laferes |   |    |
| Table    | ∠-1:<br>3-1: | מ          | esignation of | XMC XS8 (P15) Connector Pins on CPC503 Module Plate                 |    |
| Table    | 3_2.         |            | esignation of | XMC XS9 (P16) Connector Pins on CPC503 Module Plate                 | 22 |

| Table 3-1: | Designation of XMC XS8 (P15) Connector Pins on CPC503 Module Plate       |    |
|------------|--|----|
| Table 3-2: | Designation of XMC XS9 (P16) Connector Pins on CPC503 Module Plate       |    |
| Table 3-3: | PMC Connectors XS10 (P11), XS11 (P13), XS12 (P12) and XS13 (P14) Pinouts |    |
| Table 3-4: | SATA Connector XP7 Pinout  | 25 |
| Table 3-5: | USB Connectors Pinouts   |    |
| Table 3-6: | Pinouts of Gigabit Ethernet Connectors                                   |    |
| Table 3-7: | DVI Connector XS5 Pinout   |    |
| Table 3-8: | DisplayPort Connector XS6 Pinout   |    |
| Table 3-9: | CPC503 Module SYS LED State  |    |
|            |  |    |



| Table 2 10      | CompactPCI Connector Coding Colors  | 22       |
|-----------------|---|----------|
| Table 3-10.     | CompactPCI Bus Connector 11 (XS17) System Slot Pinout                           | 32<br>33 |
| Table 3-12      | 64-hit CompactPCI Bus Connector J2 (XS16) System Slot Pinout                    |          |
| Table 3-13      | J3 Connector (XP9) Pinout   |          |
| Table 3-14:     | J4 Connector (XS15) Pinout  | 36       |
| Table 3-15:     | J5 Connector (XS14) Pinout  |          |
| Table 3-16:     | SPI controller registers  |          |
| Table 3-17      | SMBus Devices   | 43       |
| Table 6-1       | CPC503 malfunctions reasons and ways of their elimination                       | 49       |
| Table 7-1       | Supply voltage $+5 \vee +3 \otimes 12 \vee -12 \vee 12 \vee 12$                 |          |
| Table 7-2       | Modules consumption current   |          |
| Table 8-1:      | CPU frequency as a function of the temperature (CPC503-01)                      |          |
| Table 8-2:      | CPU frequency as a function of the temperature (CPC503-02)                      |          |
| Table 8-3:      | Environmental exposure  |          |
|                 |   |          |
| List of Figures |   |          |
| Figure 2-1:     | CPC503 Versions   | 12       |
| Figure 2-2:     | CPC503 Block Diagram  | 15       |
| Figure 2-3:     | CPC503 Module Appearance with R1 Heatsink                                       | 16       |
| Figure 2-4:     | CPC503 Module Layout: Top Side  | 17       |
| Figure 2-5:     | CPC503 Module Dimensions. CPC503 4HP Front Panel                                | 18       |
| Figure 2-6:     | CPC503 8HP Front Panel  | 18       |
| Figure 3-1:     | XMC XS8 (P15) and XS9 (P16) Connectors  | 21       |
| Figure 3-2:     | PMC XS10 (P11), XS11 (P13), XS12 (P12) and XS13 (P14) Connectors                | 23       |
| Figure 3-3:     | USB Connectors on CPC503 Front Panel  | 25       |
| Figure 3-4:     | RJ45 Gigabit Ethernet Connectors  | 26       |
| Figure 3-5:     | DVI-I Connector on CPC503 Front Panel   | 27       |
| Figure 3-6:     | DisplayPort Connector   | 28       |
| Figure 3-7:     | LED Indicators on CPC503 Front Panel  | 29       |
| Figure 3-8:     | CompactPCI connectors (J1 – J5 in accordance with the CompactPCI specification) | 31       |
| Figure 10-1:    | Screen of the "Main" menu tab   | 55       |
| Figure 10-2:    | Screen of the "Advanced" menu tab   | 56       |
| Figure 10-3:    | Screen of the "Onboard Device Configuration" submenu                            |          |
| Figure 10-4:    | Screen of "PCI Subsystem settings" menu tab                                     |          |
| Figure 10-5.    | Screen of "CPU Configuration" menu tab  | 60<br>61 |
| Figure 10-7:    | Screen of "SATA configuration" menu tab   | 62       |
| Figure 10-8:    | Screen of the "Thermal Configuration" menu tab.                                 |          |
| Figure 10-9:    | Screen of the "USB Configuration" menu tab                                      | 64       |
| Figure 10-10:   | Screen of the "Super IO Configuration" menu tab                                 | 66       |
| Figure 10-11:   | Screen of the "Serial port console redirection" menu tab                        | 67       |
| Figure 10-12:   | Screen of the "Console Redirection Settings menu tab                            | 68       |
| Figure 10-13:   | Screen of the "CPU PPM Configuration" menu tab                                  |          |
| Figure 10-14:   | Screen of the "Chipset" menu tab.   | /U<br>71 |
| Figure 10-15:   | Screen of the "Graphics Configuration" menu tab                                 |          |
| Figure 10-10.   | Screen of the "I CD control" menu tab   | 72       |
| Figure 10-18:   | Screen of the "NB PCIe Configuration" menu tab                                  |          |
| Figure 10-19:   | Screen of the "Memory Configuration" manu tab                                   |          |
| Figure 10-20:   | Screen of the "PCH-IÓ Configuration" menu tab                                   | 76       |
| Figure 10-21:   | Screen of the "USB Configuration" menu tab                                      | 78       |
| Figure 10-22:   | Screen of the "Boot" menu tab   | 79       |
| Figure 10-23:   | Screen of the "Hard Drive BBS Priorities" menu tab                              | 81       |
| Figure 10-24:   | Screen of the "CSM16 Parameters" menu tab.                                      |          |
| Figure 10-25:   | Screen of the "Comparameters" menu tab  | 83       |
| Figure 10-26:   | Screeen of the "Save & Evit" menu tab   | 84<br>גע |
| i iguie 10-21.  | Solution of the Dave & Exit menu lab.   |          |

All information in this document is provided for reference only, with no warranty of its suitability for any specific purpose. This information has been thoroughly checked and is believed to be entirely reliable and consistent with the product that it describes. However, Fastwel accepts no responsibility for inaccuracies, omissions or their consequences, as well as liability arising from the use or application of any product or example described in this document.

Fastwel Co. Ltd. reserves the right to change, modify, and improve this document or the products described in it, at Fastwel's discretion without further notice. Software described in this document is provided on an "as is" basis without warranty. Fastwel assumes no liability for consequential or incidental damages originated by the use of this software.

This document contains information, which is property of Fastwel Co. Ltd. It is not allowed to reproduce it or transmit by any means, to translate the document or to convert it to any electronic form in full or in parts without antecedent written approval of Fastwel Co. Ltd. or one of its officially authorized agents.

Fastwel and Fastwel logo are trademarks owned by Fastwel Co. Ltd., Moscow, Russian Federation. CompactPCI is a trademark of the PCI industrial Computers Manufacturers Group. Ethernet is a registered trademark of Xerox Corporation. IEEE is a registered trademark of the Institute of Electrical and Electronics Engineers Inc. Intel is a trademark of Intel Corporation. Pentium M and Celeron M are trademarks of Intel Corporation. Microsoft is a trademark of the Microsoft corporation. In addition, this document may include names, company logos and trademarks, which are registered trademarks and, therefore, are property of their respective owners. Fastwel welcomes suggestions, remarks and proposals regarding the form and the content of this Manual.



# **Notation Conventions**



#### Warning, ESD Sensitive Device!

This symbol draws your attention to the information related to electro static sensitivity of your product and its components. To keep product safety and operability it is necessary to handle it with care and follow the ESD safety directions.



#### Warning!

This sign marks warnings about hot surfaces. The surface of the heatsink and some components can get very hot during operation. Take due care when handling, avoid touching hot surfaces!



#### **Caution: Electric Shock!**

This symbol warns about danger of electrical shock (> 60 V) when touching products or parts of them. Failure to observe the indicated precautions and directions may expose your life to danger and may lead to damage to your product.



#### Warning!

Information marked by this symbol is essential for human and equipment safety. Read this information attentively, be watchful.



#### Note...

This symbol and title marks important information to be read attentively for your own benefit.



# **General Safety Precautions**

This product was developed for fault-free operation. Its design provides conformance to all related safety requirements. However, the life of this product can be seriously shortened by improper handling and incorrect operation. That is why it is necessary to follow general safety and operational instructions below.



#### Warning!

All operations on this device must be carried out by sufficiently skilled personnel only.



#### Warning!

When handling this product, special care must be taken not to hit the heatsink (if installed) against another rigid object. Also, be careful not to drop the product, since this may cause damage to the heatsink, CPU or other sensitive components as well.

Please, keep in mind that any physical damage to this product is not covered under warranty.



#### Note:

This product is guaranteed to operate within the published temperature ranges and relevant conditions. However, prolonged operation near the maximum temperature is not recommended by Fastwel or by electronic chip manufacturers due to thermal stress related failure mechanisms. These mechanisms are common to all silicon devices, they can reduce the MTBF of the product by increasing the failure probability. Prolonged operation at the lower limits of the temperature ranges has no limitations.



#### Caution, Electric Shock!

Before installing this product into a system and before installing other devices on it, always ensure that your mains power is switched off.

Always disconnect external power supply cables during all handling and maintenance operations with this module to avoid serious danger of electrical shock.

# **Unpacking, Inspection and Handling**

Please read the manual carefully before unpacking the module or mounting the device into your system. Keep in mind the following:



#### ESD Sensitive Device!

Electronic modules and their components are sensitive to static electricity. Even a non-perceptible by human being static discharge can be sufficient to destroy or degrade a component's operation! Therefore, all handling operations and inspections of this product must be performed with due care, in order to keep product integrity and operability:

- Preferably, unpack or pack this product only at EOS/ESD safe workplaces. Otherwise, it is important to be electrically discharged before touching the product. This can be done by touching a metal part of your system case with your hand or tool. It is particularly important to observe anti-static precautions when setting jumpers or replacing components.
- If the product contains batteries for RTC or memory back-up, ensure that the module is not placed on conductive surfaces, including anti-static mats or sponges. This can cause shortcircuit and result in damage to the battery and other components.
- Store this product in its protective packaging while it is not used for operational purposes.

#### Unpacking

The product is carefully packed in an antistatic bag and in a carton box to protect it against possible damage and harmful influence during shipping. Unpack the product indoors only at a temperature not less than +15°C and relative humidity not more than 70%. Please note, that if the product was exposed to the temperatures below 0°C for a long time, it is necessary to keep it at normal conditions for at least 24 hours before unpacking. Do not keep the product close to a heat source.

Following ESD precautions, carefully take the product out of the shipping carton box. Proper handling of the product is critical to ensure correct operation and long-term reliability. When unpacking the product, and whenever handling it thereafter, be sure to hold the module preferably by the front panel, card edges or ejector handles. Avoid touching the components and connectors.

Retain all original packaging at least until the warranty period is over. You may need it for shipments or for storage of the product.

#### Initial Inspection

Although the product is carefully packaged, it is still possible that shipping damages may occur. Careful inspection of the shipping carton can reveal evidence of damage or rough handling. Should you notice that the package is damaged, please notify the shipping service and the manufacturer as soon as possible. Retain the damaged packing material for inspection.

After unpacking the product, you should inspect it for visible damage that could have occurred during shipping or unpacking. If damage is observed (usually in the form of bent component leads or loose socketed components), contact Fastwel's official distributor from which you have purchased the product for additional instructions. Depending on the severity of the damage, the product may even need to be returned to the factory for repair. DO NOT apply power to the product if it has visible damage. Doing so may cause further, possibly irreparable damage, as well as result in a fire or electric shock hazard.

If the product contains socketed components, they should be inspected to make sure they are seated fully in their sockets.



#### Handling

In performing all necessary installation and application operations, please follow only the instructions supplied by the present manual.

In order to keep Fastwel's warranty, you must not change or modify this product in any way, other than specifically approved by Fastwel or described in this manual.

Technical characteristics of the systems in which this product is installed, such as operating temperature ranges and power supply parameters, should conform to the requirements stated by this document.

Retain all the original packaging, you will need it to pack the product for shipping in warranty cases or for safe storage. Please, pack the product for transportation in the way it was packed by the supplier.

When handling the product, please, remember that the module, its components and connectors require delicate care. Always keep in mind the ESD sensitivity of the product.

## Three Year Warranty

Fastwel Co. Ltd. (Fastwel), warrants that its standard hardware products will be free from defects in materials and workmanship under normal use and service for the currently established warranty period. Fastwel's only responsibility under this warranty is, at its option, to replace or repair any defective component part of such products free of charge.

Fastwel neither assumes nor authorizes any other liability in connection with the sale, installation or use of its products. Fastwel shall have no liability for direct or consequential damages of any kind arising out of sale, delay in delivery, installation, or use of its products.

If a product should fail through Fastwel's fault during the warranty period, it will be repaired free of charge. For out of warranty repairs, the customer will be invoiced for repair charges at current standard labor and materials rates.

Warranty period for Fastwel products is 36 months since the date of purchase.

#### The warranty set forth above does not extend to and shall not apply to:

- 1. Products, including software, which have been repaired or altered by other than Fastwel personnel, unless Buyer has properly altered or repaired the products in accordance with procedures previously approved in writing by Fastwel.
- 2. Products, which have been subject to power, supply reversal, misuse, neglect, accident, or improper installation.

#### Returning a product for repair

- 1. Apply to Fastwel company or to any of the Fastwel's official representatives for the Product Return Authorization.
- 2. Attach a failure inspection report with a product to be returned in the form, accepted by customer, with a description of the failure circumstances and symptoms.
- 3. Carefully package the product in the antistatic bag, in which the product had been supplied. Failure to package in antistatic material will VOID all warranties. Then package the product in a safe container for shipping.
- 4. The customer pays for shipping the product to Fastwel or to an official Fastwel representative or dealer.

# 1 Introduction

# 1.1 System Overview

The CompactPCI (CPCI) processor module described in this Manual supports the PCI architecture. It gives a possibility to work with a wide range of equipment. To get the details about the CompactPCI standard, please refer to PCI and CompactPCI specifications. The Internet site of the PCI Industrial Computer Manufacturers Group (PICMG) provides information related to these standards (http://www.picmg.org/).

# 1.2 General Description of the Module

CPC503 is a processor module based on the latest Intel Core i7 2nd generation processor (2/4 Cores).

Low power consumption is one of the Core i7 2nd generation (2/4 Cores) advantages when at the same time it can operate at frequencies from 1.5 to 2 GHz. CPC503 utilizes the PCH QM67 chipset, including the standard peripherals of the IBM PC AT platform. It gives the module great possibilities when operating with graphics via VGA, Displayport, DVI or LVDS interfaces. Four Gigabit Ethernet ports are used for networking.

Also, CPC503 is equipped with the following set of interfaces: 12 USB 2.0 ports, 4 SATA ports, Audio interface and standard J1-J5 CompactPCI connectors at the rear edge of the board for connection to CompactPCI bus. The module supports XMC/PMC expansion modules and RIO modules.

The module may have on board up to 4 Gb of DDR3 SDRAM memory with ECC, operating at 1333 MHz.

CPC503 supports one 64-bit 66 MHz CompactPCI interface. The module interacts with the CompactPCI bus via the integrated PCI-E<->PCI bridge.

One of the features of the CPC503 module is its support of the PICMG CompactPCI Packet Switching Backplane Specification 2.16. When installed in a backplane which supports packet switching, CPC503 can communicate via both of its Gigabit Ethernet ports with other peripherals or with the system master board which also supports this mode.

The CPC503 module operational consistency allows using it in all industrial applications. The components of CPC503 are carefully selected according to the criteria of applicability in embedded systems and long-term availability on the market. This makes this module an ideal device, based on which the systems with long life cycle can be built.

CPC503 is compatible with Windows 7, QNX 6.5.0, and Linux® 2.6 operating systems.

# 2 **Product General Information**

# 2.1 CPC503 Key Parameters

CPC503 is a 6U CompactPCI processor module built on the basis of Intel Core i7 2nd generation, specifically designed for application in highly integrated platforms for industrial purposes.

# **CPC503 key parameters**

#### For CPC503-01:

- Intel Core i7 2nd generation processor (2/4 Cores):
  - Core i7-2715QE: Cache 6 MB, 4 C, 2.1 GHz, SV 45 W;
  - Core i7-3555LE 4 MB 2C 2.5 GHz LV 25 W;
  - Core i7-2610UE: Cache 4 Mbyte, 2 C, 1.5 GHz, ULV 17 W.

#### For CPC503-02:

- Core i7-3612QE 6 MB 4C 2.1 GHz SV 35 W;
- Core i7-2655LE: Cache 4 Mbyte, 2 C, 2.2 GHz, LV 25 W;
- Core i7-3517UE 4 MB 2C 1.7 GHz ULV 17 W.
- PCH QM67 chipset:
  - Highly integrated interface controller, including standard peripherals of IBM PC AT platform.
- Random access memory:
- For CPC503-01:
  - DDR3 SDRAM 1333 MHz with ECC up to 4 GB, soldered, dual channel.
- For CPC503-02:
  - DDR3L SDRAM 1600 MHz with ECC up to 8 GB, soldered, dual channel.
- Video output:
  - DVI-I interface is routed to the front panel (VGA 2048x1536@75 Hz or DVI-D 920x1200@60 Hz);
  - DVI-D interface is routed to RIO module (through DisplayPort eDP (embedded));
  - DisplayPort interface (resolution up to 2560x1600@60 Hz) is routed to the front panel;
  - DisplayPort interface (resolution up to 2560x1600@60 Hz) is routed to RIO module (to the XS10 interface for connection of mezzanine expansion module);
  - Simultaneous operation of two interfaces is possible (for CPC503-01);
  - Simultaneous operation of three interfaces is possible (for CPC503-02);

#### PCI bus:

- routed to Compact PCI J1/J2 connectors
- 64 bit / 66 MHz;
- realized on the PI7C9X130 PCI-E->PCI-X bridge;
- non-system slot operation (Non-Transparent Bridge mode).
- LPC bus:
  - routed to P16 XMC connector;
  - routed to RIO module.

#### PCI-E bus (for CPC503-01):

- PCI-E 2.0 support (up to 5 GT/s);
- routed to P15 XMC connector, supporting up to x8 devices;
- routed to CPCI J3 connector, supporting up to x4 devices;



• XMC conforms to ANSI/VITA 42.3 specification.

#### PCI-E bus (for CPC503-02):

- -PCI-E 3.0 (up to 8 GT/s) routed to P15 XMC connector, supporting up to x8 devices;
- -PCI-E 2.0 (up to 5 GT/s) routed to CPCI J3/P3 connector, supporting up to x4 devices;
- XMC, compatible with ANSI/VITA 42.3 specification.;

#### SMBUS:

- conforms to 2.0 specification;
- speed up to 100 Kbit/s.

#### FLASH BIOS:

• 64 Mbit SPI-Flash.

#### NAND FLASH-disc:

- integrated 4-channel NAND controller (up to 100 MB/s);
- connected to SATA4 interface.
- NAND soldered: 4 GB (CPC503-01), 8 GB (CPC503-02);

#### SATA interface:

- one channel is available at P16 XMC connector;
- one channel is used for connection of 1.8" HDD (in the scope of delivery is not included);
- two channels are available via RIO module.

#### SPI interface:

- support of FRAM;
- frequency up to 25 MHz.

#### Four LAN 10/100/1000 Mbit ports on PCI-E x4 Gen2:

- two ports switchable between P16 XMC connector and RIO module;
- two ports available at the front panel;
- PICMG 2.16 support;
- server network adapter.
- USB ports:
  - support of USB 1.1 (12 Mbit/s), USB 2.0 (480 Mbit/s);
  - connection of up to 4 devices via front panel interfaces;
  - 2x interfaces are routed to P16 XMC connector;
  - 2x USB 3.0 interfaces are routed to P16 XMC (for CPC503-02);
  - 6x interfaces are routed to RIO module.

#### FRAM memory:

- 32 KB: 1 KB for BIOS Setup parameters storage and 31 KB for storage of user data;
- realized on SPI bus.
- Real-time clock:
  - power supply from CR2032 battery (3 V);
- Audio support:
  - HD Audio interface is available at P16 XMC connector and RIO module.

#### • Watchdog timer:

Integrated programmable watchdog timer.

#### Hardware monitor:

- realized via PECI/SMBUS interfaces;
- three power voltages monitoring;



- CPU temperature monitoring;
- PCB temperature monitoring.
- **XMC/PMC** expansion modules support:
  - one XMC/PMC expansion module can be installed;
  - PCI X 64 bit/133 MHz bus is routed to P11-P14 PMC connectors (ANSI/VITA 39, PCI-X on PMC);
  - PMC I/O P14 are routed to RIO modules (PICMG 2.0);
  - PCI-E x8 Gen2 bus is routed to P15 XMC connector (ANSI/VITA 42.3, XMC PCI Express Protocol Standard);
  - -PCI-E bus x8 Gen3 routed to P15 XMC connector (ANSI/VITA 42.3, XMC PCI Express Protocol Standard) (for CPC503-02);
  - additional interfaces (1xSATA, 2xUSB, LPC, HD-Audio, 2xEthernet) are routed to P16 XMC connector. For CPC503-02: 2x USB 3.0

#### Indication:

- two-color light-emitting diode of the module startup diagnostic (green) / power supply mode indicator (blue);
- LED indicator of SATA drives activity;
- overheat indicator;
- program-controlled red-green (user) LED.

#### Software compatibility with OS

- Linux 2.6;
- QNX 6.5.0;
- Windows 7 (Windows embedded standard 7).
- Supply voltage:
  - supply voltage +5 V, +3.3 V, +12 V, -12 V from CPCI bus.
- Operating temperature:
  - industrial performance: from -40°C up to +85°C;
  - commercial performance: from 0°C up to +70 °C.
- **Tolerance to single shocks/vibration**:
  - 30g/2g;.
- Module dimensions:
  - 266,1 mm x 212,5 mm × 21 mm (with R1 heat-sink); 266,1 mm x 212,5 mm × 42 mm (with R2 heat-sink).
- Maximum weight:
  - With R1 heat-sink: no more than 0,700 kg; with R2 heat-sink: no more than 0,960 kg

#### Mean time between failures (MTBF):

• not less than 60,000 hours.

CPC503 conforms to the fillowing PICMG/VITA specifications

- PICMG 2.0 Compact PCI r3.0
- PICMG 2.3 PMC I/O r.1.0
- PICMG 2.16 Packet Switching Backplane r.10
- ANSI/VITA 39, PCI-X on PMC
- ANSI/VITA 42.0, XMC
- ANSI/VITA 42.3, XMC PCI Express Protocol Standard

# 2.2 CPC503 Versions

At the present time, the module is offered in flexible configuration. Other configuration options are available upon request. The customer can choose necessary configuration options using the following template:

Figure 2-1: CPC503 Versions

# **CPC503 Configuration**

 $\label{eq:cpc503_02_i72C1.7_RAM4G_R1_C \ options} CPC503\_02\_i72C1.7\_RAM4G\_R1\_C \ options$ 

|   | Device T                      | уре  |
|---|-------------------------------|--|
| Ĭ | CPC503                        | 6U CompactPCI Intel Core i7 SBC<br>Processor   |
|   | Process                       | Dr   |
| Ĭ | i72C1.7<br>i72C2.5<br>i74C2.1 | Core i7 3517UE, 2C, 1,7 GHz, 17 W, ULV<br>Core i7 3555LE, 2C, 2,5 GHz, 25 W, LV<br>Core i7 3612QE, 4C, 2,1 GHz, 35 W, SV |
|   | Soldered                      | Memory   |
| Ĭ | RAM4G<br>RAM8G                | 4GB<br>8GB   |
|   | Tempera                       | ture Range   |
| Ĭ | I                             | Industrial Range, -40+85°C   |
|   | С                             | Commercial Range, 0+70°C   |
|   | Options                       |  |
| Ĭ | \Protective                   | e Coating  |

#### Example:

#### CPC503 - 01 - i72C1.5 - RAM4G - R1 - C - options

6U CompactPCI processor module, Core i7-2610UE CPU (Cache 4 MB, 2 C, 1.5 GHz, ULV 17 W), 4 GB soldered DDR3 SDRAM, Low profile heatsink (4HP), Commercial operating temperature range, 0°C to +70°C. Other options: Protective coating, Linux 2.6.

#### **Delivery checklist:**

- 1. CPC503 Module
- 2. Fastening elements for installing HDD:
- Fixing device . . . . . . . . . 1 pcs.
- DIN7985 M2 screw 5×6 . . . . . 2 pcs.
- DIN6798A washer 2,5 . . . . . . 2 pcs.
- 3. Package

# 2.3 CPC503 Package Contents

CPC503 package includes:

- CPC503 module;
- Hard drive mounting kit:
  - 1. Gasket 1 pce.
  - 2. Chuck 1 pce.
  - 3. M2,5 screw 2 pcs.
  - 4. M2,5 Washer 2 pcs.

# 2.4 CPC503 Packaging Information

CPC503 module is supplied in a box with 350x260x70 mm dimensions.

## 2.5 Possibilities of the System Expansion

Number of interfaces routed from CPC503 module can be expanded by means of:

- installation of XMC/PMC expansion module;
- connection of RIO587 module.

#### 2.5.1 PMC/XMC Modules

CPC503 module PMC/XMC interface supports XMC/PMC expansion modules, allowing easily and pliably adapting CPC503 to the requirements of various applications (see subsection 3.2.1 PMC/XMC).

#### 2.5.2 Rear I/O RIO587 Expansion Module

RIO587 module expands CPC503 input/output functionality and capabilities, when mounted at the back of the system chassis.



# 2.6 System Information

| Table 2-1: | System Information |
|------------|--------------------|
|------------|--------------------|

| Subject  | Comment   |
|--|---|
| Operation in the system slot<br>as the System Master | CPC503 module is designed for use as the system master. It can support<br>up to seven peripheral boards via the 64-bit 33/66 MHz bus. It may,<br>however, be operated in a peripheral slot. In this case CPC503 is<br>connected to PCI bus via the "nontransparent" bridge.   |
| Operation in the system peripheral slot              | When installed in the system peripheral slot, CPC503 module is connected to PCI bus via the "nontransparent" bridge. CPC503 receives power from the backplane and can be operated with Rear I/O and in the packets switching mode (if the system supports this mode), supporting up to two Gigabit Ethernet channels. |
| Operating systems                                    | <ul> <li>CPC503 can work in the following operating systems:</li> <li>Linux 2.6;</li> <li>QNX 6.5.0;</li> <li>Windows 7 (Windows embedded standard 7).</li> </ul>   |

# 2.7 CPC503 Diagrams

The diagrams in this section give visual information about the CPC503 module design, its appearance, connectors and components layout. The diagrams may not reflect insignificant differences between the CPC503 versions.

|   | - | - |  |
|---|---|---|--|
| L |   |   |  |



## 2.7.1 Block Diagram







## 2.7.2 Module Appearance

Figure 2-3: CPC503 Module Appearance with R1 Heatsink



The appearance may vary for different versions of the module. This photo shows CPC503 with R1 heatsink installed (4HP).



## 2.7.3 Module Layout

Figure 2-4: CPC503 Module Layout: Top Side



The layout may slightly differ for various versions of the module.



## 2.7.4 Module Dimensions



#### Figure 2-5: CPC503 Module Dimensions. CPC503 4HP Front Panel

The appearance may vary for different versions of the module.

#### Figure 2-6: CPC503 8HP Front Panel





# 3 Detailed Description

# 3.1 Functional Nodes Operation Features

#### Intel Core i7 2nd generation processor

64-bit Intel microprocessor is designed according to the 32 nm technology. It represents a highly integrated solution, combining 2/4 processor cores, as well as the SDRAM/DDR3 two-channel controller with ECC memory support and graphics adapter with 3D/2D acceleration. Microprocessor is oriented on the embedded systems market and is made in BGA chassis.

#### PCH QM67 chipset

The highly integrated interfaces controller includes the standard IBM PC AT platform peripherals: USB, SATA, SPI, LPC, SMBUS, Audio, DisplayPort, VGA, DVI.

#### Random access memory

The module may have up to 4 Gb of DDR3-1333 memory with ECC (two-channel). No memory expansion module installation is applicable.

#### BIOS

SPI bus-based 64 Mbit Flash microchip (or two 32 Mbit chips) is used for BIOS.

#### RTC, CMOS

The real-time clock is embedded into PCH. When the supply is off, the clock operability is ensured by a lithium battery installed on board. BIOS Setup settings are saved in FRAM.

#### FRAM

Non-volatile 32 KB memory, can be used for storage of user data and for BIOS SETUP parameters.

- 1 Kb for BIOS Setup parameters storage;
- 31 Kb for storage of user data;
- Realized on SPI bus.

#### NAND Flash

4 GB SSD is implemented on board on SATA interface.

- integrated 4-channel NAND controller (up to 100 MB/s);
- connected to SATA4 interface.

#### Ethernet

CPC503 module contains 4 integrated Gigabit Ethernet interfaces. Two of them are switched between P16 XMC connector or backplane (PICMG 2.16). The switching is performed in BIOS Setup menu. Two controllers are routed to the front panel. The interfaces are implemented on Intel i82580, the high-speed server controller.



#### Note

If the Gigabit Ethernet channel output is configured for the backplane (PICMG 2.16), the Gigabit Ethernet interfaces on P16 XMC, corresponding to this channel, will be disabled.

#### USB 2.0

The module has 12 USB 2.0 channels: 4 channels are routed to USB type A interfaces on the front panel, 2 channels are routed to XMC and 4 – to RIO module.

#### SATA

Four interfaces for connection of drives: one interface is routed to P16 XMC connector. One interface is routed to a socket for connection of 1.8" HDD. Two interfaces are routed to RIO module.

#### DVI-I

The port is designed for connection of VGA analog monitor (2048x1536@75 Hz) or DVI-D digital monitor (1920x1200@60 Hz). It is located on the front panel.

#### DisplayPort

Interfaces are designed for connection of digital monitors with 2,560x1,600@60 Hz resolution. One interface is routed to the front panel, two interfaces – to RIO module.

#### PCI-E

PCI-E Gen2 bus is routed to P15 XMC connector according to ANSI/VITA 42.3 standard. The interface allows connecting XMC expansion modules with x1, x2, x4, x8 links set (up to 5 GT/s).

#### PCI

PCI bus is implemented on the Pericom PI7C9X130 bridge microchip connected to PCI-E x4 bus. The following operating modes are supported: PCI 32bit/33Mhz, PCI 64bit/66Mhz. Operations can be carried out both in the system and in the peripheral slots.

#### SPI

Interface is implemented in FPGA on LPC bus. FRAM microchip is supported (located on board). Maximum clock speed – 25 MHz.

#### Audio

Support can be realized via RIO or XMC module.

#### Indication

LED indicators of startup, overheat, drives activity, user-defined indicators are routed to the front panel:

- Diagnostic indicator (SYS, two-color green/blue) allows distinguishing 4 module states: power off, power on, BIOS startup, BIOS closure (OS startup), see subsection 3.2.4.
- Drives (SA) activity indicator informs of SATA drives activity.
- Program-controlled GP LED is intended for user-defined purposes (two-color red/green).
- Overheat indicator (OVH).

#### Watchdog

Hardware reset timer is implemented in FGPA on LPC bus.

#### Power reset and monitoring

Microprocessor reset signal is generated from the following sources:

- from supervisor at power-up;
- from "Reset" button (located in Ejector Switch handle);
- from watchdog timer;
- from PCI bus Reset# signal (in Slave mode).

#### Switches (jumpers)

X2 switch is implemented on board: resetting BIOS Setup to defaults.



# 3.2 Module Interfaces

#### 3.2.1 PMC/XMC Interface

On the top side of CPC503 module plate there are connectors for PMC/XMC expansion modules (see Figure CPC503 Module Layout: Top Side).

CPC503 supports one XMC/PMC expansion module:

- 64-bit/133MHz PCI-X bus is routed to P11-P14 PMC connectors (ANSI/VITA 39, PCI-X on PMC);
- PMC I/O P14 is routed to RIO module (PICMG 2.0);
- PCI-E x8 Gen2 bus is routed to P15 XMC connector (ANSI/VITA 42.3, XMC PCI Express Protocol Standard);
- Additional interfaces (1xSATA, 2xUSB, LPC, HD-Audio, 2xEthernet) are routed to P16 XMC connector.

#### 3.2.1.1 XMC Interface

For XMC expansion module CPC503 plate has XS8 (P15) and XS9 (P16) connectors on board.

#### Figure 3-1: XMC XS8 (P15) and XS9 (P16) Connectors



XMC connector pinouts follow on next page.

| P15 |       |       |           |       |       |         |  |
|-----|-------|-------|-----------|-------|-------|---------|--|
| Pin | Α     | В     | С         | D     | E     | F       |  |
| 1   | RX0+  | RX0-  | +3.3V     | RX1+  | RX1-  | +5V     |  |
| 2   | GND   | GND   | TRST#     | GND   | GND   | PCIRST# |  |
| 3   | RX2+  | RX2-  | +3.3V     | RX3+  | RX3-  | +5V     |  |
| 4   | GND   | GND   | TCK       | GND   | GND   | RSTO#   |  |
| 5   | RX4+  | RX4-  | +3.3V     | RX5+  | RX5-  | +5V     |  |
| 6   | GND   | GND   | TMS       | GND   | GND   | +12V    |  |
| 7   | RX6+  | RX6-  | +3.3V     | RX7+  | RX7-  | +5V     |  |
| 8   | GND   | GND   | TDI       | GND   | GND   | -12V    |  |
| 9   | NC    | NC    | NC        | NC    | NC    | +5V     |  |
| 10  | GND   | GND   | NC        | GND   | GND   | GA0     |  |
| 11  | TX0+  | TX0-  | GA1       | TX1+  | TX1-  | +5V     |  |
| 12  | GND   | GND   | GND       | GND   | GND   | PRSNT#  |  |
| 13  | TX2+  | TX2-  | +3.3V_SBY | TX3+  | TX3-  | +5V     |  |
| 14  | GND   | GND   | GA2       | GND   | GND   | MSDA    |  |
| 15  | TX4+  | TX4-  | NC        | TX5+  | TX5-  | +5V     |  |
| 16  | GND   | GND   | MVMRO     | GND   | GND   | MSCL    |  |
| 17  | TX6+  | TX6-  | NC        | TX7+  | TX7-  | NC      |  |
| 18  | GND   | GND   | NC        | GND   | GND   | NC      |  |
| 19  | CLK0+ | CLK0- | NC        | WAKE# | ROOT# | NC      |  |

#### Table 3-1: Designation of XMC XS8 (P15) Connector Pins on CPC503 Module Plate

#### Table 3-2: Designation of XMC XS9 (P16) Connector Pins on CPC503 Module Plate

| P16 |          |          |               |           |           |            |  |
|-----|----------|----------|---------------|-----------|-----------|------------|--|
| Pin | Α        | В        | С             | D         | E         | F          |  |
| 1   | MDI_4_0- | MDI_4_0+ | LED_2_0       | NC        | NC        | +5V        |  |
| 2   | GND      | GND      | LED_2_1       | GND       | GND       | +5V        |  |
| 3   | MDI_4_1- | MDI_4_1+ | LED_2_2       | NC        | NC        | +3.3V      |  |
| 4   | GND      | GND      | LED_2_3       | GND       | GND       | +3.3V      |  |
| 5   | MDI_4_2- | MDI_4_2+ | LED_3_0       | SATA3_RX- | SATA3_RX+ | LPC_AD0    |  |
| 6   | GND      | GND      | LED_3_1       | GND       | GND       | LPC_AD1    |  |
| 7   | MDI_4_3- | MDI_4_3+ | LED_3_2       | SATA3_TX- | SATA3_TX+ | LPC_AD2    |  |
| 8   | GND      | GND      | LED_3_3       | GND       | GND       | LPC_AD3    |  |
| 9   | MDI_3_0- | MDI_3_0+ | ACT_LED#      | NC        | NC        | LPC_FRAME# |  |
| 10  | GND      | GND      | USB_OC45#     | GND       | GND       | DRQ#0      |  |
| 11  | MDI_3_1- | MDI_3_1+ | HDA_DOCK_EN#  | NC        | NC        | DRQ#1      |  |
| 12  | GND      | GND      | HDA_DOCK_RST# | GND       | GND       | SERIRQ     |  |
| 13  | MDI_3_2- | MDI_3_2+ | HDA_BIT_CLK#  | NC        | NC        | PCIRST#    |  |
| 14  | GND      | GND      | HDA_SYNC      | GND       | GND       | A20_GATE   |  |
| 15  | MDI_3_3- | MDI_3_3+ | HDA_SDOUT     | NC        | NC        | LPC_CLK    |  |
| 16  | GND      | GND      | HDA_RST#      | GND       | GND       | RC_IN#     |  |
| 17  | USB4-    | USB4+    | HDA_SDIN0     | NC        | NC        | SIO_CLK    |  |
| 18  | GND      | GND      | HDA_SDIN1     | GND       | GND       | SUSCLK     |  |
| 19  | USB5-    | USB5+    | HDA_SPKR      | NC        | NC        | LPCBOOT    |  |

#### 3.2.1.2 PMC Interface

PMC expansion modules are inserted into XS10 (P11), XS11 (P13), XS12 (P12) and XS13 (P14) connectors.

Figure 3-2: PMC XS10 (P11), XS11 (P13), XS12 (P12) and XS13 (P14) Connectors



64-bit PCI bus lines are routed to PMC connectors. User-defined input/output signals are supported, they are also routed to the CompactPCI J5 connector.

PMC interface complies with the IEEEP1386.1 specification which defines PCI electric interface for the boards of CMC (Common Mezzanine Cards) form factor. CPC503 allows operation of PCI bus with PMC 3.3 V. In order to reduce consumption currents, PMC modules support can be disabled in BIOS Setup.



#### Note:

PMC input/output signal are sent to the CompactPCI J5 connector which pins designation is described below in this chapter.

PMC connector pinouts follow on next page.

# Table 3-3:PMC Connectors XS10 (P11), XS11 (P13), XS12 (P12) and XS13 (P14) Pinouts

| Pin XS10<br>(P11) | Signal  | Pin XS12<br>(P12) | Signal       | Pin XS11<br>(P13) | Signal      | Pin XS13<br>(P14) | Signal  |
|-------------------|---------|-------------------|--------------|-------------------|-------------|-------------------|---------|
| P1_1              | ТСК     | P2_1              | +12V         | P3_1              | NC          | P4_1              | PMC_I/O |
| P1_2              | -12V    | P2_2              | TRST#        | P3_2              | GND         | P4_2              | PMC_I/O |
| P1_3              | GND     | P2_3              | TMS          | P3_3              | GND         | P4_3              | PMC_I/O |
| P1_4              | INTD#   | P2_4              | TDO          | P3_4              | C_BE7#      | P4_4              | PMC_I/O |
| P1_5              | INTE#   | P2_5              | TDI          | P3_5              | C_BE6#      | P4_5              | PMC_I/O |
| P1_6              | INTF#   | P2_6              | GND          | P3_6              | C_BE5#      | P4_6              | PMC_I/O |
| P1_7              | NC      | P2_7              | GND          | P3_7              | C_BE4#      | P4_7              | PMC_I/O |
| P1_8              | VCC     | P2_8              | NC           | P3_8              | GND         | P4_8              | PMC_I/O |
| P1_9              | INTG#   | P2_9              | NC           | P3_9              | VIO         | P4_9              | PMC_I/O |
| P1_10             | NC      | P2_10             | NC           | P3_10             | PAR64       | P4_10             | PMC_I/O |
| P1_11             | GND     | P2_11             | PULL_UP      | P3_11             | AD63        | P4_11             | PMC_I/O |
| P1_12             |         | P2_12             | +3.3V        | P3_12             | AD62        | P4_12             |         |
| P1_13             |         | P2_13             |              | P3_13             | AD61        | P4_13             | PMC_I/O |
| P1_14             | GND     | F2_14             |              | P3_14             | GND         | F4_14             |         |
| P1_13             | GNT#    | F2_13             |              | P3_15             |             | F4_13             |         |
| P1_10             | BEO#    | F2_10             | PULL_DOWN    | P3_10             | AD50        | P4_10             |         |
| P1_17             | VCC     | P2_17             | FML#         | P3_17             | AD58        | P4_17             | PMC_I/O |
| P1 19             | VIO     | P2_10             | AD30         | P3 19             | AD57        | P4_10             | PMC I/O |
| P1 20             |         | P2 20             | AD30         | P3 20             | GND         | P4_13             |         |
| P1 21             | AD28    | P2_20             | GND          | P3 21             | VIO         | P4_20             | PMC I/O |
| P1 22             | AD27    | P2_27             | AD26         | P3 22             | AD56        | P4 22             | PMC I/O |
| P1_23             | AD25    | P2_23             | AD24         | P3_23             | AD55        | P4_23             | PMC I/O |
| P1 24             | GND     | P2 24             | +3.3V        | P3 24             | AD54        | P4 24             | PMC I/O |
| P1 25             | GND     | P2_25             | IDSEL(AD19)  | P3 25             | AD53        | P4_25             | PMC I/O |
| P1 26             | C BE3#  | P2 26             | AD23         | P3 26             | GND         | P4 26             | PMC I/O |
| P1 27             | AD22    | P2 27             | +3.3V        | P3 27             | GND         | P4 27             | PMC I/O |
| <br>P1 28         | AD21    | P2 28             | AD20         | P3 28             | AD52        | <br>P4_28         | PMC I/O |
| P1_29             | AD19    | P2_29             | AD18         | P3_29             | AD51        | P4_29             | PMC_I/O |
| P1 30             | VCC     | P2 30             | GND          | P3 30             | AD50        | P4 30             | PMC I/O |
| <br>P1_31         | VIO     | P2_31             | AD16         | P3_31             | AD49        | <br>P4_31         | PMC_I/O |
| P1_32             | AD17    | P2_32             | C_BE2#       | P3_32             | GND         | P4_32             | PMC_I/O |
| P1_33             | FRAME#  | P2_33             | GND          | P3_33             | GND         | P4_33             | PMC_I/O |
| P1_34             | GND     | P2_34             | IDSELB(AD20) | P3_34             | AD48        | P4_34             | PMC_I/O |
| P1_35             | GND     | P2_35             | TRDY#        | P3_35             | AD47        | P4_35             | PMC_I/O |
| P1_36             | IRDY#   | P2_36             | +3.3V        | P3_36             | AD46        | P4_36             | PMC_I/O |
| P1_37             | DEVSEL# | P2_37             | GND          | P3_37             | AD45        | P4_37             | PMC_I/O |
| P1_38             | VCC     | P2_38             | STOP#        | P3_38             | GND         | P4_38             | PMC_I/O |
| P1_39             | GND     | P2_39             | PERR#        | P3_39             | VIO         | P4_39             | PMC_I/O |
| P1_40             | LOCK#   | P2_40             | GND          | P3_40             | AD44        | P4_40             | PMC_I/O |
| P1_41             | SCL     | P2_41             | +3.3V        | P3_41             | AD43        | P4_41             | PMC_I/O |
| P1_42             | SDA     | P2_42             | SERR#        | P3_42             | AD42        | P4_42             | PMC_I/O |
| P1_43             | PAR     | P2_43             | C_BE1#       | P3_43             | AD41        | P4_43             | PMC_I/O |
| P1_44             | GND     | P2_44             | GND          | P3_44             | GND         | P4_44             | PMC_I/O |
| P1_45             | VIO     | P2_45             | AD14         | P3_45             | GND         | P4_45             | PMC_I/O |
| P1_46             | AD15    | P2_46             | AD13         | P3_46             | AD40        | P4_46             | PMC_I/O |
| P1_47             | AD12    | P2_47             | M66EN        | P3_47             | AD39        | P4_47             | PMC_I/O |
| P1_48             | AD11    | P2_48             | AD10         | P3_48             | AD38        | P4_48             | PMC_I/O |
| P1_49             | AD9     | P2_49             | AD8          | P3_49             | AD37        | P4_49             | PMC_I/O |
| P1_50             | VCC     | P2_50             | +3.3V        | P3_50             | GND         | P4_50             | PMC_I/O |
| P1_51             | GND     | P2_51             | AD7          | P3_51             | GND         | P4_51             | PMC_I/O |
| P1_52             | C_BE0#  | P2_52             | NC           | P3_52             | AD36        | P4_52             | PMC_I/O |
| P1_53             | AD6     | P2_53             | +3.3V        | P3_53             | AD35        | P4_53             | PMC_I/O |
| P1_54             | AD5     | P2_54             | NC           | P3_54             | AD34        | P4_54             | PMC_I/O |
| P1_00             |         | F2_00             |              | P3_00             | AD33<br>GND | F4_00             |         |
| P1_57             |         | P2_57             |              | P3 57             | VIO         | P4_50             |         |
| D1 59             |         | P2_57             |              | P3_07             |             | F4_37             |         |
| P1_50             |         | P2_50             | GND          | P3 50             | NC          | P4_00             |         |
| P1 60             | AD1     | P2 60             | RSTOLIT#     | P3 60             | NC          | P4_60             |         |
| P1 61             | AD0     | P2_61             | ACK64#       | P3_61             | NC          | P4_61             | PMC 1/0 |
| P1 62             | VCC     | P2_62             | +3.3∨        | P3 62             | GND         | P4_62             | PMC I/O |
| P1 63             | GND     | P2 63             | GND          | P3 63             | GND         | P4 63             | PMC I/O |
| P1_64             | REQ64#  | P2_64             | NC           | P3_64             | NC          | P4_64             | PMC_I/O |
|                   |         |                   |              |                   |             |                   |         |

#### 3.2.2 SATA Interface

XP7 connector (located on the top side of CPC503 module plate, see Figure *CPC503 Module Layout: Top Side*) allows connecting the 1.8" drive with SATA interface to CPC503 module. It is possible to install a 5 mm-high drive together with PMC/MMC expansion module.

#### Table 3-4: SATA Connector XP7 Pinout

| XP7 |        |  |  |  |  |
|-----|--------|--|--|--|--|
| Pin | Signal |  |  |  |  |
| S1  | GND    |  |  |  |  |
| S2  | TX+    |  |  |  |  |
| S3  | TX-    |  |  |  |  |
| S4  | GND    |  |  |  |  |
| S5  | RX-    |  |  |  |  |
| S6  | RX+    |  |  |  |  |
| S7  | GND    |  |  |  |  |
| P1  | +3.3V  |  |  |  |  |
| P2  | +3.3V  |  |  |  |  |
| P3  | GND    |  |  |  |  |
| P4  | GND    |  |  |  |  |
| P5  | +5V    |  |  |  |  |
| P6  | +5V    |  |  |  |  |
| P7  | NC     |  |  |  |  |
| P8  | NC     |  |  |  |  |
| P9  | NC     |  |  |  |  |

#### 3.2.3 Connectors on CPC503 Front Panel

#### 3.2.3.1 USB

CPC503 contains 12 USB 2.0 ports, four of which are located on the front panel, see Figure *CPC503 Module Dimensions*. *CPC503 4HP Front Panel* and Figure *CPC503 8HP Front Panel*.

All ports support high-speed, full-speed, and low-speed operation. Hi-speed USB 2.0 supports data transfer rate of up to 480 Mb/s. One USB device may be connected to each port. To connect more than eight USB devices use an external hub.

The USB power supply is protected by a self-resettable 500 mA fuse.

#### Figure 3-3: USB Connectors on CPC503 Front Panel

| _ | 1234  |
|---|-------|
|   | لعصمص |

Table 3-5:USB Connectors Pinouts

| Pin | Signal              | Function          |
|-----|---------------------|-------------------|
| 1   | VCC                 | VCC signal        |
| 2   | UV0- Differential L |                   |
| 3   | UV0+                | Differential USB+ |
| 4   | GND                 | GND signal        |

#### 3.2.3.2 Gigabit Ethernet

The CPC503 board includes two 10Base-T/100Base-TX/1000Base-T Ethernet ports based on i82580 Gigabit Ethernet controller. (see Figure *CPC503 Module Dimensions. CPC503 4HP Front Panel* and Figure *CPC503 8HP Front Panel*).

The interfaces provide auto-detection and switching between 10Base-T, 100Base-TX and 1000Base-T operation modes.

Figure 3-4: RJ45 Gigabit Ethernet Connectors



Using BIOS setup program or user program, each of the two Ethernet channels can be independently disabled for releasing the system resources.

 Table 3-6:
 Pinouts of Gigabit Ethernet Connectors

| Pin | 10Base-T |        | 100Ba | ise-TX | 1000Base-T |        |
|-----|----------|--------|-------|--------|------------|--------|
|     | I/O      | Signal | I/O   | Signal | I/O        | Signal |
| 1   | 0        | TX+    | 0     | TX+    | I/O        | BI_DA+ |
| 2   | 0        | TX–    | 0     | TX–    | I/O        | BI_DA- |
| 3   | I        | RX+    | I     | RX+    | I/O        | BI_DB+ |
| 4   | _        | _      | -     | -      | I/O        | BI_DC+ |
| 5   | _        | _      | -     | -      | I/O        | BI_DC- |
| 6   | I        | RX–    | Ι     | RX–    | I/O        | BI_DB- |
| 7   | _        | _      | _     | _      | I/O        | BI_DD+ |
| 8   | _        | _      | _     | _      | I/O        | BI_DD- |

#### Integrated Ethernet LEDs

Line (green): This LED indicates network connection. The LED lights up when the line is connected.

Act (green): This LED monitors network activity. The LED lights up when network packets are sent or received through the RJ45 port. When this LED is not lit, it means that the computer is not sending or receiving network data.

#### 3.2.3.3 DVI-I

DVI-I interface on CPC503 front panel (see Figure *CPC503 Module Dimensions. CPC503 4HP Front Panel* and Figure *CPC503 8HP Front Panel*) s designed for connection of VGA analog monitor (2048x1536@75 Hz) or DVI-D digital monitor (1920x1200@60 Hz).

#### Figure 3-5: DVI-I Connector on CPC503 Front Panel



#### Table 3-7: DVI Connector XS5 Pinout

| XS5 (DVI) |           |  |  |
|-----------|-----------|--|--|
| Pin       | Signal    |  |  |
| 1         | DATA2-    |  |  |
| 2         | DATA2+    |  |  |
| 3         | GND       |  |  |
| 4         | NC        |  |  |
| 5         | NC        |  |  |
| 6         | DDC_CLK   |  |  |
| 7         | DDC_DAT   |  |  |
| 8         | VSYNC     |  |  |
| 9         | DATA1-    |  |  |
| 10        | DATA1+    |  |  |
| 11        | GND       |  |  |
| 12        | NC        |  |  |
| 13        | NC        |  |  |
| 14        | +5V       |  |  |
| 15        | GND       |  |  |
| 16        | HP_DETECT |  |  |
| 17        | DATA0-    |  |  |
| 18        | DATA0+    |  |  |
| 19        | GND       |  |  |
| 20        | NC        |  |  |
| 21        | NC        |  |  |
| 22        | GND       |  |  |
| 23        | CLOCK+    |  |  |
| 24        | CLOCK-    |  |  |
| 25        | RED       |  |  |
| 26        | GREEN     |  |  |
| 27        | BLUE      |  |  |
| 28        | HSYNC     |  |  |
| 29        | GND       |  |  |

27

#### 3.2.3.4 DisplayPort

DisplayPort interface on CPC503 front panel (see Figure *CPC503 Module Dimensions. CPC503 4HP Front Panel* and Figure *CPC503 8HP Front Panel*) is designed for connection of digital monitors with the 2,560x1,600@60Hz resolution. The interface also allows connecting DVI-D monitors via the passive adapter.

#### Figure 3-6: DisplayPort Connector



#### Table 3-8: DisplayPort Connector XS6 Pinout

| XS6 (DP) |           |  |  |  |
|----------|-----------|--|--|--|
| Pin      | Signal    |  |  |  |
| 1        | LANE0+    |  |  |  |
| 2        | GND       |  |  |  |
| 3        | LANE0-    |  |  |  |
| 4        | LANE1+    |  |  |  |
| 5        | GND       |  |  |  |
| 6        | LANE1-    |  |  |  |
| 7        | LANE2+    |  |  |  |
| 8        | GND       |  |  |  |
| 9        | LANE2-    |  |  |  |
| 10       | LANE3+    |  |  |  |
| 11       | GND       |  |  |  |
| 12       | LANE3-    |  |  |  |
| 13       | AUX_EN#   |  |  |  |
| 14       | CONFIG2   |  |  |  |
| 15       | AUX+      |  |  |  |
| 16       | GND       |  |  |  |
| 17       | AUX-      |  |  |  |
| 18       | HP_DETECT |  |  |  |
| 19       | GND       |  |  |  |
| 20       | +3.3V     |  |  |  |

#### 3.2.4 LED Indicators on CPC503 Front Panel

The following light-emitting diodes are located on CPC503 front panel (Figure CPC503 Module Dimensions. CPC503 4HP Front Panel and Figure CPC503 8HP Front Panel):

- Diagnostic indicator (SYS, two-color green/blue) allows distinguishing 4 module states: power off, power on, BIOS startup, BIOS closure (OS startup).
- Drives (SA) activity indicator informs of SATA drives activity.

- Program-controlled GP LED is intended for user-defined purposes (two-color red/green). See subsection 3.4 SPI Controller / LEDs / GPIO.
- Overheat indicator (OVH).

Figure 3-7: LED Indicators on CPC503 Front Panel



#### Table 3-9: CPC503 Module SYS LED State

| SYS LED           | State  |
|-------------------|--|
| Off               | Power to the module is not supplied                                      |
| Light blue        | The module is powered up, the PCI bus is disabled, the processor stopped |
| Blinking blue     | Module in the process of disconnection                                   |
| Blinks green ~8Hz | The processor is running on the execution of the BIOS                    |
| Blinks green ~1Hz | The processor executes the POST  |
| Light green       | The POST is completed, you are booting the OS                            |

SYS LED indicates of CPC503 module malfunctions to user (see subsection 6 CPC503 module troubleshooting).

#### 3.2.5 CompactPCI Interface

CPC503 has a flexible configurable CompactPCI interface. If the module plate is installed in the system slot, the PCIE-PCI bridge operates in the PCI bus master mode, and if the module plate is installed in the peripheral slot, the bridge operates in the nontransparent mode. If the support of the CompactPCI bus exchange is not required, for the purpose of reduction of consumption currents the bridge can be disabled in BIOS Setup.

#### 3.2.5.1 Operation in the System Slot (System Master)

Being installed in the system slot, CPC503 can exchange information with all other CompactPCI modules via the 64-bit Pericom PI7C9X130 PCIE-PCI bridge, operating at 33\66 Mhz.

The module supports operation with maximum seven CompactPCI devices via the passive backplane (for 33 MHz), in the BUS Master mode 6 devices can work.

The module supports 3.3 V and 5 V PCI bus levels.

The module fully conforms to PCI Local Bus Specification Rev. 3.0.

#### 3.2.5.2 Operation in the Peripheral Slot (Slave Mode)

In the peripheral slot the bridge operates in the nontransparent mode, herewith providing a possibility of data exchange via PCI bus.

#### 3.2.5.3 Packet Switching Backplane PICMG 2.16

Two Gigabit Ethernet ports are available on the CPC503 XP9 (J3) connector in accordance with the PICMG specification for CompactPCI module backplanes with packets switching (CompactPCI Packet Switching Backplane Specification PICMG 2.16, version 1.0). These two nodes (Gigabit Ethernet 1 and 2) are connected in the chassis via the CompactPCI packets switching backplane to the "A" and "B" Fabric slots respectively.

These PICMG 2.16 features can be used both in the system and in the peripheral slots.

If the backplane 2.16 is not used, Ethernet can be switched to XMC P16 connector.

#### 3.2.5.4 Handle switch

The microswitch is located in the lower handle of CPC503 front panel. It is routed to XP1 connector on the board. Opening the handle leads to actuation of the module switch-off procedure. Short-term pressing on the microswitch leads to the module reset. The switch operation mode can be changed in BIOS Setup.

#### 3.2.5.5 Power supply mode LED (SYS)

Located on the CPC503 front panel, the blue SYS LED is intended for indication of the module power supply mode. It is used for information that the shutdown process is completed and the module plate is ready to be removed from the slot, see Table *CPC503 Module SYS LED State*.

#### 3.2.6 CompactPCI Connectors

Figure 3-8: CompactPCI connectors (J1 – J5 in accordance with the CompactPCI specification)



The complete set of CompactPCI connectors consists of five connectors (from J1 to J5). Their functional are as follows:

- J1 and J2: 64-bit CompactPCI interface, including PCI bus signals, arrangement of access to the bus, synchronization and power.
- J3 has Rear I/O and PICMG 2.16 interface functionality.
- J4 and J5 ensure additional functions of Rear I/O interface.

The CPC503 module is designed in accordance with CompactPCI bus architecture. The CompactPCI standard is electrically identical to the PCI local bus, however, these systems are improved to allow their use in harsh industrial environment with increased number of expansion connectors.

#### 3.2.6.1 CompactPCI Connector Color Coding

Guide lugs on CompactPCI connectors serve to ensure a correct mating of connectors. A proper mating is guaranteed also by the use of color coded keys for 3.3V and 5V operation. Color coded keys prevent accidental installation of a 5V module into a 3.3V slot. CompactPCI backplane connectors' keying depends always on the signaling (VIO) level.

CPC503 is a universal module with 3.3V or 5V signalling voltage level.

#### Table 3-10: CompactPCI Connector Coding Colors

| Voltage Level                  | Key Color      |
|--------------------------------|----------------|
| 3.3 V                          | Cadmium Yellow |
| 5 V                            | Brilliant Blue |
| Universal module (5V and 3.3V) | None           |

CompactPCI connector pinouts appear on the following pages.

#### 3.2.6.2 CompactPCI Connectors XS17 and XS16 Pinouts

CPC503 is equipped with two 2×2 mm pitch female CompactPCI bus connectors – XS17 and XS16.

|     |     |          |          | XS17     |          |          |     |
|-----|-----|----------|----------|----------|----------|----------|-----|
| Pin | z   | А        | В        | с        | D        | Е        | F   |
| 25  | GND | 5V       | REQ64#   | ENUM#    | 3.3V     | 5V       | GND |
| 24  | GND | AD[1]    | 5V       | LNG_VIO  | AD[0]    | ACK64#   | GND |
| 23  | GND | 3.3V     | AD[4]    | AD[3]    | LNG_5V   | AD[2]    | GND |
| 22  | GND | AD[7]    | GND      | LNG_3.3V | AD[6]    | AD[5]    | GND |
| 21  | GND | 3.3V     | AD[9]    | AD[8]    | M66EN    | C/BE[0]# | GND |
| 20  | GND | AD[12]   | GND      | VIO      | AD[11]   | AD[10]   | GND |
| 19  | GND | 3.3V     | AD[15]   | AD[14]   | LNG_GND  | AD[13]   | GND |
| 18  | GND | SERR#    | GND      | 3.3V     | PAR      | C/BE[1]# | GND |
| 17  | GND | 3.3V     | IPMB_SCL | IPMB_SDA | LNG_GND  | PERR#    | GND |
| 16  | GND | DEVSEL#  | GND      | VIO      | STOP#    | LOCK#    | GND |
| 15  | GND | 3.3V     | FRAME#   | IRDY#    | SHRT_GND | TRDY#    | GND |
| 14  | GND |          |          |          |          |          | GND |
| 13  | GND |          |          |          |          |          | GND |
| 12  | GND |          |          |          |          |          | GND |
| 11  | GND | AD[18]   | AD[17]   | AD[16]   | LNG_GND  | C/BE[2]# | GND |
| 10  | GND | AD[21]   | GND      | 3.3V     | AD[20]   | AD[19]   | GND |
| 9   | GND | C/BE[3]# | SHRT_GND | AD[23]   | LNG_GND  | AD[22]   | GND |
| 8   | GND | AD[26]   | GND      | VIO      | AD[25]   | AD[24]   | GND |
| 7   | GND | AD[30]   | AD[29]   | AD[28]   | LNG_GND  | AD[27]   | GND |
| 6   | GND | REQ0#    | GND      | LNG_3.3V | CLK0     | AD[31]   | GND |
| 5   | GND | BRSVP1A5 | BRSVP1B5 | RST#     | LNG_GND  | GNT0#    | GND |
| 4   | GND | IPMB_PWR | HEALTHY# | LNG_VIO  | INTP     | INTS     | GND |
| 3   | GND | INTA#    | INTB#    | INTC#    | LNG_5V   | INTD#    | GND |
| 2   | GND | тск      | 5V       | TMS      | TDO      | TDI      | GND |
| 1   | GND | 5V       | -12V     | TRST#    | +12V     | 5V       | GND |

 Table 3-11:
 CompactPCI Bus Connector J1 (XS17) System Slot Pinout



| XS16 |     |           |           |           |          |           |     |
|------|-----|-----------|-----------|-----------|----------|-----------|-----|
| Pin  | z   | Α         | В         | С         | D        | Е         | F   |
| 22   | GND | GA4       | GA3       | GA2       | GA1      | GA0       | GND |
| 21   | GND | CLK6      | GND       | RSV       | RSV      | RSV       | GND |
| 20   | GND | CLK5      | GND       | RSV       | GND      | RSV       | GND |
| 19   | GND | GND       | GND       | RSV       | RSV      | RSV       | GND |
| 18   | GND | BRSVP2A18 | BRSVP2B18 | BRSVP2C18 | GND      | BRSVP2E18 | GND |
| 17   | GND | BRSVP2A17 | GND       | PRST#     | REQ6#    | GNT6#     | GND |
| 16   | GND | BRSVP2A16 | BRSVP2B16 | DEG#      | GND      | BRSVP2E16 | GND |
| 15   | GND | BRSVP2A15 | GND       | FAL#      | REQ5#    | GNT5#     | GND |
| 14   | GND | AD[35]    | AD[34]    | AD[33]    | GND      | AD[32]    | GND |
| 13   | GND | AD[38]    | GND       | VIO       | AD[37]   | AD[36]    | GND |
| 12   | GND | AD[42]    | AD[41]    | AD[40]    | GND      | AD[39]    | GND |
| 11   | GND | AD[45]    | GND       | VIO       | AD[44]   | AD[43]    | GND |
| 10   | GND | AD[49]    | AD[48]    | AD[47]    | GND      | AD[46]    | GND |
| 9    | GND | AD[52]    | GND       | VIO       | AD[51]   | AD[50]    | GND |
| 8    | GND | AD[56]    | AD[55]    | AD[54]    | GND      | AD[53]    | GND |
| 7    | GND | AD[59]    | GND       | VIO       | AD[58]   | AD[57]    | GND |
| 6    | GND | AD[63]    | AD[62]    | AD[61]    | GND      | AD[60]    | GND |
| 5    | GND | C/BE[5]#  | GND       | VIO       | C/BE[4]# | PAR64     | GND |
| 4    | GND | VIO       | BRSVP2B4  | C/BE[7]#  | GND      | C/BE[6]#  | GND |
| 3    | GND | CLK4      | GND       | GNT3#     | REQ4#    | GNT4#     | GND |
| 2    | GND | CLK2      | CLK3      | SYSEN#    | GNT2#    | REQ3#     | GND |
| 1    | GND | CLK1      | GND       | REQ1#     | GNT1#    | REQ2#     | GND |

#### Table 3-12: 64-bit CompactPCI Bus Connector J2 (XS16) System Slot Pinout
# 3.2.6.3 CompactPCI Input/Output Connectors XP9, XS15 and XS14 (J3 - J5) and Designation of Their Pins

On CPC503 a part of I/O signals is transmitted via XP9, XS15 and XS14 connectors. The module plate provides additional possibilities for connection of peripheral I/O devices in special-purpose compact systems.

Special backplane is required for the use of Rear I/O module. CPC503 module and its XP9, XS15 and XS14 connectors are compatible with all standard 6U CompactPCI backplanes with I/O support via corresponding connectors in the system slot.

Designation of the XP9 (J3) connector pinouts complies with the PICMG 2.16 standard.

| XP9 |           |           |              |             |             |     |
|-----|-----------|-----------|--------------|-------------|-------------|-----|
| Pin | А         | В         | С            | D           | E           | F   |
| 1   | GND       | GND       | +5V          | GND         | GND         | GND |
| 2   | SATA0_RX+ | SATA0_RX- | GND          | SATA1_RX+   | SATA1_RX-   | GND |
| 3   | SATA0_TX+ | SATA0_TX- | GND          | SATA1_TX+   | SATA1_TX-   | GND |
| 4   | GND       | GND       | +5V          | GND         | GND         | GND |
| 5   | PCIE_RX5+ | PCIE_RX5- | GND          | PCIE_RX6+   | PCIE_RX6-   | GND |
| 6   | PCIE_TX5+ | PCIE_TX5- | GND          | PCIE_TX6+   | PCIE_TX6-   | GND |
| 7   | PCIE_RX7+ | PCIE_RX7- | GND          | PCIE_RX8+   | PCIE_RX8-   | GND |
| 8   | PCIE_TX7+ | PCIE_TX7- | GND          | PCIE_TX8+   | PCIE_TX8-   | GND |
| 9   | PCIE_CLK- | PCIE_CLK+ | GND          | GND         | GND         | GND |
| 10  | GND       | GND       | USB_OC10_11# | USB8-       | USB8+       | GND |
| 11  | USB11-    | USB11+    | GND          | USB9-       | USB9+       | GND |
| 12  | USB7-     | USB7+     | GND          | USB10+      | USB10-      | GND |
| 13  | USB6+     | USB6-     | GND          | USB_OC_6_7# | USB_OC_8_9# | GND |
| 14  | NC        | NC        | PCIERST#     | NC          | NC          | GND |
| 15  | ETH2_1+   | ETH2_1-   | GND          | ETH2_3+     | ETH2_3-     | GND |
| 16  | ETH2_0+   | ETH2_0-   | GND          | ETH2_2+     | ETH2_2-     | GND |
| 17  | ETH1_1+   | ETH1_1-   | GND          | ETH1_3+     | ETH1_3-     | GND |
| 18  | ETH1_0+   | ETH1_0-   | GND          | ETH1_2+     | ETH1_2-     | GND |
| 19  | NC        | NC        | WAKE#        | NC          | NC          | GND |

#### Table 3-13:J3 Connector (XP9) Pinout

|     |              |               | XS15          |            |            |     |
|-----|--------------|---------------|---------------|------------|------------|-----|
| Pin | Α            | В             | С             | D          | E          | F   |
| 1   | GND          | GND           | DP_HPD        | GND        | GND        | GND |
| 2   | DP_LANE3+    | DP_LANE3-     | GND           | eDP_TX0-   | eDP_TX0+   | GND |
| 3   | DP_LANE2+    | DP_LANE2-     | GND           | eDP_TX1-   | eDP_TX1+   | GND |
| 4   | DP_LANE1+    | DP_LANE1-     | GND           | eDP_TX2-   | eDP_TX2+   | GND |
| 5   | DP_LANE0+    | DP_LANE0-     | GND           | eDP_TX3-   | eDP_TX3+   | GND |
| 6   | DP_AUX-      | DP_AUX+       | GND           | eDP_AUX-   | eDP_AUX+   | GND |
| 7   | DP_CTRL_CLK  | DP_CTRL_DAT   | GND           | GND        | GND        | GND |
| 8   | GND          | GND           | eDP_HPD       | LVDSB_CLK- | LVDSB_CLK+ | GND |
| 9   | LVDSA_CLK-   | LVDSA_CLK+    | GND           | LVDSB_D0-  | LVDSB_D0+  | GND |
| 10  | LVDSA_D0-    | LVDSA_D0+     | GND           | LVDSB_D1-  | LVDSB_D1+  | GND |
| 11  | LVDSA_D1-    | LVDSA_D1+     | GND           | LVDSB_D2-  | LVDSB_D2+  | GND |
| 12  |              |               |               |            |            | GND |
| 13  |              |               |               |            |            | GND |
| 14  |              |               |               |            |            | GND |
| 15  | LVDSA_D2-    | LVDSA_D2+     | GND           | LVDSB_D3-  | LVDSB_D3+  | GND |
| 16  | LVDSA_D3-    | LVDSA_D3+     | GND           | GND        | GND        | GND |
| 17  | GND          | GND           | BKLT_CTRL     | CTRL_CLK   | CTRL_DAT   | GND |
| 18  | BKLT_EN      | VDD_EN        | GND           | GND        | GND        | GND |
| 19  | LVDS_DDC_CLK | LVDS_DDC_DAT  | GND           | HAD_SDIN1  | HDA_SPKR   | GND |
| 20  | GND          | GND           | SDIN0         | HAD_SDIN2  | HDA_RST#   | GND |
| 21  | HDA_SDOUT    | HDA_SDIN3     | GND           | GND        | GND        | GND |
| 22  | HDA_BIT_CLK  | HDA_SYNC      | GND           | GPIO0      | GPIO3      | GND |
| 23  | RIO_LED      | RSTIN#        | +5V           | GPIO1      | GPIO4      | GND |
| 24  | GND          | GND           | +3.3V         | GPIO2      | GPIO5      | GND |
| 25  | NC           | LAN1 DISABLE# | LAN2 DISABLE# | NC         | NC         | GND |

#### Table 3-14:J4 Connector (XS15) Pinout

|     |            |          | XS14     |          |          |     |
|-----|------------|----------|----------|----------|----------|-----|
| Pin | Α          | В        | С        | D        | E        | F   |
| 1   | LPC_AD0    | GND      | +3.3V    | GND      | +5V_IN   | GND |
| 2   | LPC_AD1    | GND      | +3.3V    | GND      | +5V_IN   | GND |
| 3   | LPC_AD2    | GND      | +5V      | GND      | +5V_IN   | GND |
| 4   | LPC_AD3    | GND      | +5V      | GND      | +5V_IN   | GND |
| 5   | LPC_FRAME# | GND      | SUSCLK   | GND      | +5V_IN   | GND |
| 6   | DRQ0#      | GND      | SIOCLK   | GND      | +5V_IN   | GND |
| 7   | DRQ1#      | GND      | A20GATE  | GND      | +5V_IN   | GND |
| 8   | SERIRQ     | GND      | LPCCLK   | GND      | +5V_IN   | GND |
| 9   | PCIRST#    | GND      | RCIN#    | GND      | +5V_IN   | GND |
| 10  | +VI/O      | PMC_IO63 | PMC_IO62 | PMC_IO61 | PMC_IO60 | GND |
| 11  | PMC_IO59   | PMC_IO58 | PMC_IO57 | PMC_IO56 | PMC_IO55 | GND |
| 12  | PMC_IO54   | PMC_IO53 | PMC_IO52 | PMC_IO51 | PMC_IO50 | GND |
| 13  | PMC_IO49   | PMC_IO48 | PMC_IO47 | PMC_IO46 | PMC_IO45 | GND |
| 14  | PMC_IO44   | PMC_IO43 | PMC_IO42 | PMC_IO41 | PMC_IO40 | GND |
| 15  | PMC_IO39   | PMC_IO38 | PMC_IO37 | PMC_IO36 | PMC_IO35 | GND |
| 16  | PMC_IO34   | PMC_IO33 | PMC_IO32 | PMC_IO31 | PMC_IO30 | GND |
| 17  | PMC_IO29   | PMC_IO28 | PMC_IO27 | PMC_IO26 | PMC_IO25 | GND |
| 18  | PMC_IO24   | PMC_IO23 | PMC_IO22 | PMC_IO21 | PMC_IO20 | GND |
| 19  | PMC_IO19   | PMC_IO18 | PMC_IO17 | PMC_IO16 | PMC_IO15 | GND |
| 20  | PMC_IO14   | PMC_IO13 | PMC_IO12 | PMC_IO11 | PMC_IO10 | GND |
| 21  | PMC_IO9    | PMC_IO8  | PMC_IO7  | PMC_IO6  | PMC_IO5  | GND |
| 22  | PMC_IO4    | PMC_IO3  | PMC_IO2  | PMC_IO1  | PMC_IO0  | GND |

#### Table 3-15:J5 Connector (XS14) Pinout

## 3.3 Timers

CPC503 is equipped with the following timers:

#### ■ RTC – Real-Time Clock

PCH includes the battery-powered real-time clock.

#### Watchdog Timer

#### 3.3.1 Watchdog Timer

Programmable the watchdog timer is realized in FPGA and an LPC bus device. WDT is enabled and IRQ is selected in BIOS Setup.

WDT consists of the counter register [Timer Current Value Register] decremented with 32.768 KHz frequency, and initial value register [Timer Initial Value Register]. It is possible to set the timeout period from 0 to 512 seconds with increments of 30.52  $\mu$ s by changing the value in this register. On zeroing the counter either an interrupt is generated or the Reset of the module occurs on double zeroing.

By default, WDT is inactive. The equation below can be used to calculate the timeout  $T_{WD}$  in  $\mu$ s as a function of the decimal value in the WD register ( $K_{WD}$ ):

## $T_{WD}[\mu s] = K_{WD} * 10^6 / 2^{15}$

For example, decimal value "1" of  $K_{WD}$  (000001h) corresponds to the timeout of 30.52 µs, and  $K_{WD}$  = 16777215 (FFFFFh) – 512 seconds.

WDT is reset in different ways:

1) Write any value to the counter register [Timer Current Value Register]

2) Write any value to 80h port (the mode is enabled in BIOS Setup and is active only if access cycles to the port 80h are translated to LPC bus.)

After the first expiry of the timeout the TMF flag is set, after the second timeout expiry – STF flag.

WDT is controlled via I/O registers:

1) Stop countdown

2) Write the timeout value to [Timer Initial Value Register]

3) Initialize the WDT register by any of the reset methods (i.e. by writing any value to [Timer Current Value Register]). This leads to wring the initial value from [Timer Initial Value Register] to [Timer Current Value Register].

4) Start decrementing the counter and, if necessary, enable auto reset of the module.

5) Then, with a period less than timeout perform regular strobing of the WDT. In case WDT was not srobed, TMF flag is set after first timeout expiry and an interrupt occurs. After the second timeout expiry STF flag is set and the second interrupt is issued or the module will be Reset if this is enabled.

38



## I/O Registers of the WDT Controller

#### Timer Current Value Register [23:0]

| Base+0h |                            |  |  |  |  |
|---------|----------------------------|--|--|--|--|
| Bit     | Name                       | Description  |  |  |  |
| 7:0     | Timer_Current_Value[7:0]   | Write/read:<br>Bits 7:0 of the current counter value   |  |  |  |
| Base+1h |                            |  |  |  |  |
| Bit     | Name                       | Description  |  |  |  |
| 7:0     | Timer_Current_Value[15:8]  | Write/read:<br>Bits 15:8 of the current counter value  |  |  |  |
| Base+2h |                            |  |  |  |  |
| Bit     | Name                       | Description  |  |  |  |
| 7:0     | Timer_Current_Value[23:16] | Write/read:<br>Bits 23:16 of the current counter value |  |  |  |

## Timer Initial Value Register [23:0]

| Base+3h |                            |   |  |  |  |
|---------|----------------------------|---|--|--|--|
| Bit     | Name                       | Description                             |  |  |  |
| 7.0     | Timer Initial Value[7:0]   | Write/read:                             |  |  |  |
| 7.0     |                            | Bits 7:0 of the initial counter value   |  |  |  |
| Base+4h |                            |   |  |  |  |
| Bit     | Name                       | Description                             |  |  |  |
| 7.0     | Timor Initial Value[15:0]  | Write/read:                             |  |  |  |
| 7.0     |                            | Bits 15:8 of the initial counter value  |  |  |  |
| Base+5h |                            |   |  |  |  |
| Bit     | Name                       | Description                             |  |  |  |
| 7:0     | Timer Initial Value[23:16] | Write/read:                             |  |  |  |
|         |                            | Bits 23:16 of the initial counter value |  |  |  |

## Status Register

| Base+6h | Base+6h |   |  |  |  |
|---------|---------|---|--|--|--|
| Bit     | Name    | Description   |  |  |  |
| 7:3     | -       | Reserved  |  |  |  |
| 2       | STF     | Write/read:<br>Second timeout flag. Is set "1" provided TMF=1. An interrupt is<br>generated on this flag. If the module Reset is enabled (RSTE=1),<br>Reset occurs. Cleared by writing "1" into this bit. |  |  |  |
| 1       | -       | Reserved  |  |  |  |
| 0       | TMF     | Write/read:<br>First timeout flag. Is set to "1" on zeroing the counter. An<br>interrupt is generated on this flag. Cleared by writing "1" into this<br>bit or by writing to 80h port, if enabled.        |  |  |  |

## **Control Register**

| Base+7h |      |  |  |  |
|---------|------|--|--|--|
| Bit     | Name | Description  |  |  |
| 7:2     | -    | Reserved   |  |  |
| 1       | CNTE | Write/read:<br>Countdown<br>1 – Enabled<br>0 – Disabled                    |  |  |
| 0       | RSTE | Write/read:<br>Reset on timeout<br>1 – Reset enabled<br>0 – Reset disabled |  |  |

## 3.4 SPI Controller / LEDs / GPIO

#### 3.4.1 SPI Controller Registers Description

| Input/output port<br>address | Туре | HARD RESET | Configuration register   |
|------------------------------|------|------------|--|
| Base+0                       | R/W  | 00h        | FRAM address value [7:0]   |
| Base+1                       | R/W  | 00h        | FRAM address value [14:8]  |
| Base+2                       | R/W  | 00h        | SPI data value [7:0]   |
| Base+3                       | R/W  | 00h        | SPI Control/Status register<br>[7] – busy status<br>[6] – last 1K fram lock status<br>[5] – Reserved                                 |
|                              |      |            | <ul> <li>[4] - Reserved</li> <li>[3] - Reserved</li> <li>[2] - Reserved</li> <li>[1] - Reserved</li> <li>[0] - BURST mode</li> </ul> |
| Base+4                       | R/W  | 00h        | Reserved   |
| Base+5                       | R/W  | 00h        | RIO GPIO Direction<br>[7:6] – Reserved<br>[5:0] – GPIO Direction<br>0 – input<br>1 – output  |
| Base+6                       | R/W  | 00h        | RIO GPIO DATA<br>[7:6] – Reserved<br>[5:0] – GPIO DATA   |
| Base+7                       | R/W  | 00h        | User LEDs control<br>[7:2] – Reserved<br>[2] – RIO LED On/oFF<br>[1] – GREEN LED On/Off<br>[0] – RED LED On/off                      |

#### Table 3-16: SPI controller registers

The controller automatically generates the sequence of access to FRAM memory on SPI bus (address from BASE+0, BASE+1 registers, read/write mode and data – BASE+2 register).

The last kilobyte out of 32 KB is reserved for storage of BIOS Setup parameters. <0> bit in the control register (Base+3) includes the mode of automatic address increase, when reading/writing the data register (Base+2). Upon completion of packets exchange it should be reset.

#### 3.4.2 SPI device programming

Operations with FRAM are conducted in the I/O area at the following addresses: 310h-313h.

• Writing the data byte (32h) in FRAM at the address (144h)

MOV DX, 310H MOV AL, 44H DX, AL OUT DX, 311H MOV MOV AL, 01H OUT DX, AL DX, 312h MOV MOV AL, 32h DX,AL OUT

- Reading the data byte from FRAM at the address (101h)
  - MOV DX, 310H MOV AL, 01H OUT DX, AL MOV DX, 311H MOV AL, 10H OUT DX, AL MOV DX, 312h IN AL, DX
- Reading the packet of three data bytes from FRAM, starting from the address 208h

MOV DX, 310H MOV AL, 08H OUT DX, AL DX, 311H MOV AL, 20H MOV DX, AL OUT MOV DX,313h MOV AL, 01H OUT DX, AL ; switching packet mode on DX, 312h MOV ; reading the data byte at the address 208h IN AL, DX . . . IN AL, DX ; reading the data byte at the address 209h . . . ; reading the data byte at the address 20Ah IN AL, DX . . . MOV DX,313h MOV AL, OOH OUT DX, AL ; switching packet mode off

#### 3.4.3 FRAM

The FRAM memory microchip with sequential access on SPI bus is installed on the module. This non-volatile memory is used for storage of BIOS settings and user parameters. Access to the microchip is provided through SPI controller registers (see subsection 3.4.1). Microchip size – 32 KB, last kilobyte is reserved for storage of service data and BIOS Setup parameters (not available for user).

## 3.5 Local SMBus Devices

The CPC503 incorporates a System Management Bus to access several system monitoring and control devices via a two-wire  $I^2C^{TM}$  bus interface. The following table presents functions and addresses of onboard SMBus devices.

| Nº | SMB Address | Device                    |
|----|-------------|---------------------------|
| 1  | 04CH        | Memory temperature sensor |
| 2  | 0A4H        | 2 SPD Memory module       |
| 3  | 0A0H        | 1 SPD Memory module       |
| 4  | 0C4H        | PCI-E Bridge PMC          |
| 5  | 0C2H        | PCI-E Bridge Compact PCI  |
| 6  | 02AH        | PECI-SMBUS Bridge         |
| 7  | 02EH        | LM87 Hardware monitor     |

Table 3-17: SMBus Devices

## 3.6 Battery

The CPC503 utilizes a 3.0 V lithium battery for the RTC and CMOS memory backup. Use Renata, Panasonic BR2032 or compatible. Batteryless operation is possible with no RTC function.

## 3.7 NAND Flash

The high capacity NAND drive (4 GB) is installed on the module. The drive is connected to SATA interface. The drive can be disconnected, using the BIOS Setup parameters.

## 4 Installation

The CPC503 is easy to install. However, it is necessary to follow the procedures and safety regulations below to install the module correctly without damage to the hardware, or harm to personnel.

The installation of the peripheral drivers is described in the accompanying information files. For details on installation of an operating system, please refer to the relevant software documentation.

## 4.1 Safety Regulations

The following safety regulations must be observed when installing or operating the CPC503. Fastwel assumes no responsibility for any damage resulting from infringement of these rules.



#### Warning!

When handling or operating the module, special attention should be paid to the heatsink, because it can get very hot during operation. Do not touch the heatsink when installing or removing the module.

Moreover, the module should not be placed on any surface or in any kind of package until the module and its heatsink have cooled down to ambient temperature.



#### Caution!

Switch off the system power before installing the module in a free slot. Disregarding this requirement could be harmful for your life or health and can damage the module or entire system.



#### **ESD Sensitive Equipment!**

This product comprises electrostatically sensitive components. Please follow the ESD safety instructions to ensure module's operability and reliability:

- Use grounding equipment, if working at an anti-static workbench. Otherwise, discharge yourself and the tools in use before touching the sensitive equipment.
- Try to avoid touching contacts, leads and components.
- When carrying out operations at the a workplace with anti-static protection, do not omit the opportunity to use it.

Extra caution should be taken in cold and dry weather.

## 4.2 CPC503 Installation Procedure

To install CPC503 in a system, follow the instructions below.

The following procedure is related to installation of CPC503 into the system. The procedure for removal operations is provided in other chapters.

To install the module into the system, follow the below procedure:

1. Keep to the safety requirements specified in chapter 4.1.



#### Attention!

Failure to comply with the following instruction may damage the module or result in incorrect system operation.

2. Information on installation of peripheral devices and I/O devices is provided in the next section of Chapter 4.4.



#### Attention!

Perform the following operations with care in order not to damage CPC503 or other system modules.

- 3. To install CPC503, perform the following:
  - 1. Make sure no power is connected to the system.



#### Attention!

While carrying out the following operation, **do not apply force** for insertion of CPC503 into the backplane slot. To install it, use the handles on the front panel.

- 2. Carefully insert the module into the chosen slot, moving it along the guide ways, until it touches the backplane connectors.
- 3. Using both handles on the front panel, insert CPC503 into the backplane slot. The module is engaged completely, when the handles are locked.
- 4. Fix the module with the two front panel retaining screws.
- 5. Connect all required external interfacing cables to the module.
- 6. Make sure that the module and all connected cables are properly fixed.
- 4. CPC503 is now ready for operation. For further instructions, refer to software, devices and system manuals.

## 4.3 Module Removal Procedure

To remove the module, perform the following:

1. Unlock both handles on the front panel. The lower handle herewith affects the microswitch. To do this, only a slight move of the handle is required, see subsection 3.2.5.4 *Handle switch.* 



#### Note

The blue SYS light-emitting diode should start flashing shortly. This means that the system has recognized the start of the "switch off" operation and informs the operator that the module is waiting for the system programs closure.

- 2. The SYS light-emitting diode must be on steadily. After that, one may proceed with further removal of the module.
- 3. Switch the power off.
- 4. Disconnect of interfacing cables from the module.
- 5. Make sure that the safety requirements specified in chapter 4.1 are complied with. Pay special attention to the warning concerning the heatsink temperature!



#### Attention!

Perform the following operations with care in order not to damage CPC503 or other system modules.

6. Unscrew the front panel retaining screws.



#### Attention!

While handling the module, be careful, since the cooling heatsink may be very hot. Do not touch the heatsink, when replacing the module.

7. Using the front panel handles, pull out the module out of the backplane slot and carefully remove it from the system.

## 4.4 CPC503 Peripheral Devices Installation

A lot of different peripheral devices can be connected to CPC503. Their installation methods may differ significantly. The following sections provide only the general installation guidelines and not the detailed algorithms.

#### 4.4.1 USB Devices Installation

CPC503 supports the use of any computer Plug&Play peripheral USB devices (e.g. keyboard, mouse, printers etc.).



#### Note...

All USB devices can be connected and disconnected while the power of such devices and the main system is on.

#### 4.4.2 Connection of devices to Rear I/O module

In order to make COM1-6 and Ethernet ports operating properly on Rear I/O module, they should be set up to be used via Rear I/O module, using the BIOS Setup program.

For details on installation of devices operating via Rear I/O module, refer to the documents of these devices.

#### 4.4.3 Battery Replacement

The lithium battery must be replaced with Panasonic BR2032 or a battery with similar characteristics.

The expected life of a 190 mAh battery in case of operation for 8 hours a day at 30°C is about 5 years. However, this typical value may vary because battery life depends on the operating temperature and the shutdown time of the system in which the battery is installed.



#### Note...

It is recommended to replace the battery after approximately 4 years to be sure it is operational.



#### Important:

Replacing the battery, make sure the polarity is correct ("+" up).

Dispose of used batteries according to the local regulations.

## 5 Configuration

## 5.1 Resetting BIOS Setup parameters, using XP2 jumper

The module XP2 jumper (see Figure *CPC503 Module Layout: Top Side*) is intended for resetting BIOS Setup parameters to factory defaults, if the system fails to start (e.g. due to errors in the BIOS setup or because of incorrect password).

To reset the BIOS parameters, perform the following:

- 1. Switch the system power off
- 2. Install XP2 jumper
- 3. Wait for 5 seconds
- 4. Remove XP2 jumper



## 6 CPC503 module troubleshooting

Before addressing to the service center, please, read the information on troubleshooting, since the problem may be connected not with the device breakage.

#### Table 6-1: CPC503 malfunctions reasons and ways of their elimination

| PROBLEM   | REASON   | ELIMINATION  |  |
|---|--|--|--|
| The module fails to start, SYS LED is off   | No supply voltage<br>+5V,+3.3V, +12V   | Check supply voltage on the backplane  |  |
|   | The module is not<br>completely inserted<br>into the backplane   | Make sure that the module is inserted into the backplane up to the stop.                                     |  |
| The module fails to start, SYS LED is blue  | Ejector handle is not<br>fixed, or the button in<br>the ejector handle is<br>pressed                         | Check the ejector handle.  |  |
|   | The module is not<br>completely inserted<br>into the backplane   | Make sure that the module is inserted into the backplane up to the stop.                                     |  |
|   | The module is<br>inserted into the<br>peripheral slot, and<br>RESET# signal is<br>active on PCI bus          | Make sure of the operability of the module inserted into the system slot.                                    |  |
| The module fails to<br>start, SYS LED<br>flashes green quickly<br>(~8 Hz)                                   | <ol> <li>BIOS is absent or<br/>corrupted</li> <li>The module is out<br/>of order</li> </ol>                  | Refer to service center.   |  |
| The module fails to<br>start, SYS LED<br>flashes slowly (~1<br>Hz), the module<br>emits acoustic<br>signals | <ol> <li>BIOS execution<br/>failed before starting<br/>the OS, INT19H.</li> <li>BIOS is corrupted</li> </ol> | <ol> <li>Reset the BIOS Setup parameters, using<br/>XP2 jumper.</li> <li>Refer to service center.</li> </ol> |  |

## 7 **Power consumption**

The modules power supply should be carried out from the external direct current source with the following characteristics:

#### Table 7-1:Supply voltage +5 V,+3.3 V,+12 V,-12 V from CPCI bus

| Voltage<br>(V) | Minimum<br>(V) | Maximum<br>(V) |
|----------------|----------------|----------------|
| +5             | 4.75           | 5.25           |
| +12            | 11.4           | 12.6           |
| -12            | -12.6          | -11.4          |
| +3.3           | 3.15           | 3.46           |

The modules consumption current (without regard to supply of external circuits) does not exceed the values specified in the table below.

#### Table 7-2:Modules consumption current

| Modulo turo    | Consumption current, A, not more than |      |       |       |  |
|----------------|---------------------------------------|------|-------|-------|--|
|                | +3,3 V                                | +5 V | +12 V | -12 V |  |
| CPC503-I72C1.5 | 4                                     | 6    | 0.1   | -     |  |
| CPC503-I72C2.2 | 4                                     | 8    | 0.1   | -     |  |
| CPC503-I74C2.1 | 4                                     | 13   | 0.1   | -     |  |

# 8 Environmental exposure

#### 8.1 Temperature mode

If CPC503 operates in normal operating conditions with sufficient air circulation, the processor operates at its maximum capacity. If the environmental parameters are not optimal (high ambient temperature and no air circulation), the system continues working due to SpeedStep®, but with reduced processor capacity. Emergency shutdown actuates only in case of critical conditions, given substantial overheat of the processor, allowing to avoid damaging thereof. CPU frequency as a function of the temperature is provided in the table below.

| Module        | Temperature ('C) | Forced air cooling | CPU frequency (MHz) |
|---------------|------------------|--------------------|---------------------|
| CPC503-01     | +70(*)           | ~ 1.7 CFM          | 1500                |
| 1.5Ghz 2C 4HP | +85              |                    | ~300                |
| CPC503-01     | +65(*)           |                    | 2200                |
| 2.2Ghz 2C 4HP | +70              |                    | ~1700               |
|               | +85              |                    | ~230                |
| CPC503-01     | +55(*)           | ~2.2 CFM           | 2100                |
| 2.1Ghz 4C 8HP | +70              |                    | ~1600               |
|               | +85              |                    | ~230                |

| Table 8-1: | CPU frequency as a function of the temperature (for CPC503-01) |
|------------|--|
|            |  |

(\*) – The maximum temperature at which there is no reduction of CPU operating frequency. During measurements, the module was installed in the CPCI 6U Schroff chassis with deflector.



#### Note:

The results provided were received upon running the artificial tests, ensuring the CPU maximum heat development (TDP).

#### Table 8-2: CPU frequency as a function of the temperature (for CPC503-02)

| Module                          | Temperature ('C) | CPU frequency (MHz) |
|---------------------------------|------------------|---------------------|
| CPC503-02<br>(1.7 GHz, 2C, 4HP) | +70(*)           | 1700                |
|                                 | +85              | ~230                |
| CPC503-02                       | +55(*)           | 2500                |
| (2.5 GHz, 2C, 4HP)              | +70              | ~800                |
|                                 | +85              | ~230                |
| CPC503-02<br>(2.1 GHz, 4C, 8HP) | +65(*)           | 2100                |
|                                 | +70              | ~1100               |
|                                 | +85              | ~230                |

(\*) – The maximum temperature at which there is no reduction of CPU operating frequency. During measurements, the module was installed in the CPCI 6U Schroff chassis with deflector.

## 8.2 CPC503 operating conditions and MTBF

The product keeps its operability upon the following climatic and mechanical actions:

#### Table 8-3: Environmental exposure

| Type of exposure                   | Parameter description   | Parameter value | Document                          |  |
|------------------------------------|-------------------------|-----------------|-----------------------------------|--|
| Change of temperatures at relative | Low<br>temperature      | - 40°C (0*)     | GOST 28209-89                     |  |
| condensation                       | High<br>temperature     | + 85°C (+70*)   | (IEC 68-2-14-84)                  |  |
| Sinusoidal vibration               | Frequency<br>range (Hz) | 10500           | GOST 28203-89 (IEC                |  |
|                                    | Acceleration, g         | 2               | 68-2-6-82)                        |  |
| Single shocks                      | Peak<br>acceleration, g | 50              | GOST 28213-89 (IEC<br>68-2-27-87) |  |
| Multiple sheeks                    | Peak<br>acceleration, g | 30              | GOST 28215-89 (IEC                |  |
|                                    | Number of shocks        | 1,000           | 68-2-29-87)                       |  |

\*For commercial design version.

The CPC503 module's mean time between failures (MTBF) is not less than 60,000 hours.

## 9 Useful Abbreviations, Acronyms and Short-cuts

| Abbreviation | Meaning  |
|--------------|--|
| ACPI         | Advanced Configuration and Power Interface   |
| AGP          | Accelerated Graphics Port  |
| AGTL         | Advanced Gunning Transceiver Logic<br>PSB (Processor Side Bus) signal exchange specification                       |
| АНА          | Accelerated Hub Architecture<br>GMCH and ICH communication bus specification                                       |
| BIOS         | Basic Input-Output System  |
| BMC          | Baseboard Management Controller  |
| BT interface | Block Transfer interface<br>Block transfer interface for communication between control software and BMC            |
| CMC          | Common Mezzanine Card  |
| cPCI         | CompactPCI<br>Industrial automation systems standard   |
| CRT-display  | Cathode Ray Tube Display   |
| DAC          | Digital-Analog Converter   |
| DDR SDRAM    | Double Data Rate Synchronous Dynamic Random Access Memory  |
| DMA          | Direct Memory Access   |
| DVMT         | Dynamic Video Memory Technology  |
| ECC          | Error Correction Code<br>Data error correction technology used in memory modules                                   |
| ECP/EPP      | Extended Capabilities Port / Enhanced Parallel Port<br>Parallel port specifications                                |
| EEPROM       | Electrically Erasable Programmable Read-Only Memory  |
| EHCI         | Enhanced Host Controller Interface (Universal Serial Bus specification)  |
| EIDE         | Enhanced Integrated Drive Electronics<br>Mass storage devices interface  |
| EOS          | Electrical Overstress  |
| ESD          | Electrostatically Sensitive Device<br>Electrostatic Discharge  |
| FDD          | Floppy Disk Drive  |
| FWH          | Firmware Hub<br>Nonvolatile memory chip, part of Intel chipset,<br>used for main and reserve BIOS copies in CPC503 |
| GMCH         | Graphics and Memory Controller Hub   |



| Abbreviation      | Meaning  |
|-------------------|--|
| HDD               | Hard disk drive  |
| l <sup>2</sup> C™ | Inter Integrated Circuit<br>Two-thread serial protocol, used in SMB and IPMI   |
| IPMB              | Intelligent Platform Management Bus  |
| IPMI              | Intelligent Platform Management Interface  |
| KCS interface     | Keyboard Controller Style interface<br>Interface for communication between control software and BMC,<br>similar to a keyboard controller interface |
| LPC               | Low Pin Count<br>External devices communication interface  |
| LVDS              | Low Voltage Differential Signal<br>Digital monitors communication specification  |
| MDI               | Media Dependent Interface<br>Interface with connection type automatical detection  |
| NAND Flash        | Not And (electronic logic gate)<br>Flash memory specification  |
| PC                | Personal Computer  |
| PICMG             | PCI Industrial Computer Manufacturers Group  |
| PIO               | Programmed Input/Output<br>EIDE: Directly processor controlled data exchange   |
| PLCC              | Plastic Leaded Chip Carrier  |
| РМ                | Peripheral Management Controller   |
| PMC               | PCI (Peripheral Component Interconnect) Mezzanine Card   |
| POST              | Power On Self Test   |
| PWM output        | Pulse-Width Modulation<br>Cooling fan control technique  |
| RAMDAC            | Random Access Memory Digital-to-Analog Converter   |
| Rear I/O Board    | Rear Input-Output Board<br>Auxiliary interface board, which is connected to the cPCI backplane rear<br>connectors                                  |
| RTC               | Real Time Clock  |
| SMB               | System Management Bus  |
| SODIMM            | Small Outline Dual In-Line Memory Module   |
| SSD               | Solid State Disk   |
| TTL               | Transistor-Transistor Logic  |
| UART              | Universal Asynchronous Receiver-Transmitter  |
| UHCI              | Universal Host Controller Interface<br>USB Host Controller Interface   |
| UTP               | Unshielded Twisted Pair  |
| USB               | Universal Serial Bus   |
|                   |  |

## 10 . AMI Aptio BIOS Setup (CPC503-02)

#### 10.1 BIOS Setup start

For more information on BIOS Setup start, see Section 6.1.

#### 10.2 Main

This BIOS Setup screen is the main screen upon entering. In this tab's menu it is possible to set system clok and date and switch between menu entries in order to adjust module's settings, as well as display information related to BIOS.

#### Fig.10-1: Screen of the "Main" menu tab

| Aptio Setup Util<br>Main Advanced Chipset Boot  | lity - Copyright (C) 2012 American<br>: Security Save & Exit  | Megatrends, Inc.  |
|---|---|---|
| BIOS Information<br>BIOS Vendor<br>Core Version<br>Compliancy<br>Project Version<br>Build Date and Time<br>FPGA Version                         | American Megatrends<br>4.6.5.4<br>UEFI 2.3.1; PI 1.2<br>1APTJ 1.07 x64<br>12/17/2013 18:09:55<br>1.07             | Choose the system default<br>language   |
| Processor Information<br>Name<br>Brand String<br>Frequency<br>Processor ID<br>Stepping<br>Number of Processors<br>Microcode Revision<br>GT Info | IvyBridge<br>Intel(R) Core(TM) 17-355<br>2500 MHz<br>306a9<br>E1<br>2Core(s) / 4Thread(s)<br>17<br>GT2 (1000 MHz) | : Select Screen<br>†1: Select Item<br>Enter: Select<br>+/-: Change Opt.                           |
| IGFX VBIOS Version<br>Memory RC Version<br>Total Memory<br>Memory Frequency   | 2158<br>1.8.0.0<br>6144 MB (DDR3)<br>1600 Mhz   | F1: General Help<br>F2: Previous Values<br>F3: Optimized Defaults<br>F4: Save & Exit<br>ESC: Exit |
| FCH Information<br>Name   | PantherPoint  | •   |



#### Note

Time is set in 24-h format.



#### 10.3 Advanced

This tab enables to perform additional module's settings. The Figure below shows screen of the "Advanced" menu tab.



| Aptio Setup Utility - Copyright (C) 2012 American<br>Main Advanced Chipset Boot Security Save & Exit<br>PCI Subsystem Settings<br>> ACPI Settings  | Configure Gigabit Ethernet<br>device parameters  |
|--|--|
| <ul> <li>PCI Subsystem Settings</li> <li>ACPI Settings</li> </ul>  | Configure Gigabit Ethernet<br>device parameters  |
| <ul> <li>CPU Configuration</li> <li>Onboard Device</li> <li>SATA Configuration</li> <li>Thermal Configuration</li> <li>Super IO Configuration</li> <li>Serial Port Console Redirection</li> <li>CPU PPM Configuration</li> <li>Intel (R) 82580 Gigabit Network Connection - 00:08:B3:00:</li> <li>Intel (R) 82574L Gigabit Network Connection - 00:08:B3:00</li> <li>Intel (R) 82574L Gigabit Network Connection - 00:08:B3:00</li> </ul> | : Select Screen<br>11: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F2: Previous Values<br>F3: Optimized Defaults<br>F4: Save & Exit<br>ESC: Exit |

| Function   | Purpose   |
|--|---|
| PCI Subsystem Settings                                 | PCI and PCIE bus settings                         |
| ACPI Settings  | Settings for ACPI – compatible operating systtems |
| CPU Configuration                                      | CPU configuration                                 |
| Onboard Device   | Setting of module's onboard devices               |
| SATA Configuration                                     | Configuration of SATA controllers and discs       |
| Thermal Configuration                                  | Setting temperature-depending parameters          |
| USB Configuration                                      | USB configuration                                 |
| Super IO Configuration                                 | Configuring devices available on RIO board.       |
| Serial port console redirection                        | Serial port console redicretion                   |
| CPU PPM Configuration                                  | Configuration of CPU power-saving modes           |
| Intel (R) 82580 (82574L) Gigabit Network<br>Connection | Informaation on network controllers               |

Then you can open menus described in the below sections.



CPC503

## 10.3.1 Onboard Device Configuration

The screen of this submenu is shown below.

#### Fig. 10-3: Screen of the "Onboard Device Configuration" submenu

| COM4 - PuTTY   |   |   |
|--|---|---|
| Aptio Setup Utility<br>Advanced  | - Copyright (C) 2012 Ameri  | can Megatrends, Inc.  |
| Onboard Device Configuration<br>Onboard Gigabit 4-port EAN<br>Onboard Gigabit LAN1 Direction<br>Onboard Gigabit LAN2 Direction<br>Onboard RIO Gigabit LAN 0<br>Onboard RIO Gigabit LAN 1<br>Autostart Mode<br>PCI Clock Slave<br>Onboard NAND disk<br>Backplane Bridge<br>PMC Bridge | [Enabled]<br>[PICMG 2.16]<br>[PICMG 2.16]<br>[Enabled]<br>[Enabled]<br>[Enabled]<br>[Enabled]<br>[Enabled]<br>[Enabled] | Enable or Disable Onboard<br>Gigabit 4-port LAN   |
| Ejector Switch Function  | [PWR Button + Reset]  | : Select Screen<br><pre> +: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save &amp; Exit ESC: Exit </pre> |
| terrior 0.15.1025  | Copurisht (C) 2012 America  | - Vegetrende Teo  |

| Function   | Defualt value |
|--|---------------|
| Onboard Gigabit 4-port LAN<br>[ <b>Enabled</b> /Disabled]  | Enabled       |
| Onboard Gigabit LAN1 Direction [ <b>PICMG</b><br>2.16/XMC] | PICMG 2.16    |
| Onboard Gigabit LAN2 Direction [ <b>PICMG</b><br>2.16/XMC] | PICMG 2.16    |
| Onboard RIO Gigabit LAN 0<br>[ <b>Enabled</b> /Disabled]   | Enabled       |
| Onboard RIO Gigabit LAN 1                                  | Enabled       |
| [Enabled/Disabled]   |               |

| Autostart Mode [ <b>Enabled</b> /Disabled]                                  | Enabled          |
|---|------------------|
| PCI Clock Slave [ <b>33 MHz</b> / 66MHz]                                    | 33 MHz           |
| Onboard NAND disk [ <b>Enabled</b> /Disabled]                               | Enabled          |
| Backplane Bridge [Enabled/Disabled]   | Enabled          |
| PMC Bridge [Enabled/Disabled]   | Enabled          |
| External WatchDog [Enabled/Disabled]  | Disabled         |
| Ejector Switch Function<br>[ <b>PWR Button+Reset</b> / PWR Button/Disabled] | PWR Button+Reset |

#### 10.3.2 PCI Subsystem settings

The "PCI Subsystem settings" submenu enables to set PCI and PCIE bus.

Fig.10-4: Screen of "PCI Subsystem settings" menu tab

| COM4 - PuTTY                             |                            |  |
|--|----------------------------|--|
| Aptio Setup Utility<br>Advanced          | y - Copyright (C) 2012 Ame | rican Megatrends, Inc.   |
| PCI Bus Driver Version                   | V 2.05.02                  | Enables or Disables 64bit<br>capable Devices to be Decoded<br>in Above 46 Address Space  |
| PCI 64bit Resources Handling             |                            | (Only if System Supports 64  |
|  |                            | bit PCI Decoding).   |
| PCI Common Settings                      |                            |  |
| PCI Latency Timer                        | [32 PCI Bus Clocks]        |  |
| VGA Palette Snoop                        | [Disabled]                 |  |
| PERR# Generation                         | [Disabled]                 |  |
| SERR# Generation                         | [Disabled]                 |  |
| <ul> <li>PCI Express Settings</li> </ul> |                            | : Select Screen<br>†1: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F2: Previous Values<br>F3: Optimized Defaults<br>F4: Save & Exit<br>ESC: Exit |
| Version 2,15,1236                        | Copyright (C) 2012 Ameri   | can Megatrends, Inc.   |

#### Useful Abbreviations, Acronyms and

Short-cuts

| Function   | Default value     |
|--|-------------------|
| PCI Bus Driver Version   | V 2.05.02         |
| PCI 64bit Resources Handling   | -                 |
| Above 4G Decoding  | Disabled          |
| PCI Common Settings  | -                 |
| PCI Latency Timer<br>[ <b>32 PCI Bus Clocks</b> , 64 PCI Bus Clocks, 96<br>PCI Bus Clocks, 128 PCI Bus Clocks, 160 PCI<br>Bus Clocks, 192 PCI Bus Clocks, 224 PCI Bus<br>Clocks, 248 PCI Bus Clocks] | 32 PCI Bus Clocks |
| VGA Palette Snoop [Enabled/Disabled]   | Disabled          |
| PERR# Generation [Enabled/ <b>Disabled</b> ]   | Disabled          |
| SERR# generation [Enabled/ <b>Disabled</b> ]   | Disabled          |
| PCI Express settings   | -                 |

#### PCI Express Device Register settings

This submenu makes it possible to perform settigns for PCI Express.

•

| COM4 - PuTTY   |  | e  |
|--|--|--|
| Aptio Setup Utili<br>Advanced  | ty - Copyright (C) 2012 A                            | merican Megatrends, Inc.   |
| PCI Express Device Register Set<br>Relaxed Ordering<br>Extended Tag<br>No Snoop<br>Maximum Payload<br>Maximum Read Request | tings<br>[Disabled]<br>[Enabled]<br>[Auto]<br>[Auto] | Enables or Disables PCI<br>Express Device Relaxed<br>Ordering.<br>: Select Screen<br>11: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F2: Previous Values<br>F3: Optimized Defaults<br>F4: Save & Exit<br>ESC: Exit |
| Version 2.15.123   | 6. Copyright (C) 2012 Ame                            | rican Megatrends, Inc.   |

#### Useful Abbreviations, Acronyms and

Short-cuts



| Function  | Default value |
|---|---------------|
| Relaxed Ordering  | Disabled      |
| Extended Tag [Enabled/ <b>Disabled</b> ]  | Disabled      |
| No snoop [ <b>Enabled</b> /Disabled]  | Enabled       |
| Maximum Payload<br>[ <b>Auto</b> /128 Bytes/256 Bytes/<br>512 Bytes/1024 Bytes/<br>2048 Bytes/4096 Bytes] | Auto          |
| Maximum Read Request [ <b>Auto</b> /128<br>Bytes/256 Bytes/512 Bytes/1024<br>Bytes/2048 Bytes/4096 Bytes] | Auto          |

#### 10.3.3 ACPI Settings

The "ACPI settings" submenu makes it possible to perform settings for ACPI – compatible operating systems.

#### Fig.10-5: Screen of "ACPI settings" menu tab

| COM4-PuTTY<br>Aptio Setup Utility - Copyright (C) 2012 American Megatrends, Inc.<br>Advanced |                              |   |
|--|------------------------------|---|
|  |                              |   |
| nable Hibernation  |                              | be not effective with some OS.  |
|  |                              |   |
|  |                              | : Select Screen<br>ti: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>Fl: General Help |
|  |                              | F2: Previous Values<br>F3: Optimized Defaults<br>F4: Save & Exit<br>ESC: Exit               |
|  |                              |   |
| Version 2.15   | .1236. Copyright (C) 2012 Am | merican Megatrends, Inc.  |

| Function                                       | Default value |
|--|---------------|
| Enable Hibernation [ <b>Enabled</b> /Disabled] | Enabled       |



#### 10.3.4 CPU Configuration

Fig.10-6: Screen of "CPU Configuration" menu tab

| Aptio Setup Utility - Copyright (C) 2012 American Megatrends, Inc.<br>Advanced   |   |   |
|--|---|---|
| CPU Configuration<br>Intel(R) Core(TM) 17-3555LE CPU @<br>CPU Signature<br>Microcode Patch<br>Max CPU Speed<br>Min CPU Speed<br>CPU Speed<br>Processor Cores<br>Intel HT Technology<br>Intel VT-x Technology<br>Intel SWX Technology | 2.50GHz<br>306a9<br>17<br>2500 MHz<br>800 MHz<br>2500 MHz<br>2<br>Supported<br>Supported<br>Supported | Enabled for Windows XP and<br>Linux (OS optimized for<br>Hyper-Threading Technology)<br>and Disabled for other OS (OS<br>not optimized for<br>Hyper-Threading Technology).<br>When Disabled only one thread<br>per enabled core is enabled. |
| 64-bit   | Supported   | : Select Screen   |
| L1 Data Cache  | 32 kB x 2   | 11: Select Item   |
| Li Code Cache  | 32 KB X 2   | Enter: Select   |
| L3 Cache   | 4096 kB   | F1: General Help<br>F2: Previous Values   |
|  |   | F3: Optimized Defaults  |
| Active Processor Cores   | (A11)   | F4: Save & Exit   |
| Limit CPUID Maximum  | [Disabled]  | ESC: Exit   |
| Execute Disable Bit  | [Enabled]   |   |
| Intel Virtualization Technology  | [Disabled]  | 12 C  |
| Hardware Prefetcher  | [Enabled]   | V III   |

| Function                           | Default value |
|------------------------------------|---------------|
| CPU Signature                      | -             |
| Microcode Patch                    | -             |
| Max CPU Speed                      | -             |
| Min CPU Speed                      | -             |
| CPU Speed                          | -             |
| Processor Cores                    | -             |
| Intel HT Technology                | -             |
| Intel VT-x Technology              | -             |
| Intel SMX Technology               | -             |
| 64-bit                             | -             |
| L1 Data Cache                      | -             |
| L1 Code Cache                      | -             |
| L2 Cache                           | -             |
| L3 Cache                           | -             |
| Hyper-threading [Enabled/Disabled] | Enabled       |

| Active Processor Cores [AII/1]                                 | All      |
|--|----------|
| Limit CPUID Maximum [Enabled/ <b>Disabled</b> ]                | Disabled |
| Execute Disable Bit [ <b>Enabled</b> /Disabled]                | Enabled  |
| Intel virtualization technology<br>[Enabled/ <b>Disabled</b> ] | Disabled |
| Hardware Prefetcher [Enabled/Disabled]                         | Enabled  |

#### 10.3.5 SATA configuration

SATA configuration – configuration of SATA controllers and discs.

#### Fig.10-7: Screen of "SATA configuration" menu tab

| Aptio Setup Utility - Copyright (C) 2012 American Megatrends, Inc.<br>Advanced   |  |  |
|--|--|--|
| ATA Controller(s)<br>ATA Mode Selection<br>ATA Test Mode<br>ggressive LPM Support<br>ATA Controller Speed  | [Enabled]<br>[AHCI]<br>[Disabled]<br>[Enabled]<br>[Default]  | ▲ Enable or disable SATA Device.   |
| Software Preserve<br>Port 0<br>External SATA<br>SATA Device Type<br>Serial ATA Port 1<br>Software Preserve<br>Port 1<br>External SATA                      | Unknown<br>[Enabled]<br>[Disabled]<br>[Hard Disk Driver]<br>Empty<br>Unknown<br>[Enabled]<br>[Disabled]          | : Select Screen<br>11: Select Item   |
| Sara Device Type<br>Serial ATA Port 2<br>Software Preserve<br>Port 2<br>External SATA<br>Serial ATA Port 3<br>Software Preserve<br>Port 3<br>External SATA | [Hard Disk Driver]<br>Empty<br>Unknown<br>[Enabled]<br>[Disabled]<br>Empty<br>Unknown<br>[Enabled]<br>[Disabled] | <pre>Filter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save &amp; Exit ESC: Exit</pre> |

| Function                                       | Defualt value |
|--|---------------|
| SATA Controller(s) [ <b>Enabled</b> /Disabled] | Enabled       |

| SATA Mode Selection [IDE/ <b>AHCI</b> /]              | AHCI             |
|---|------------------|
| SATA Test Mode [Enabled/Disabled]                     | Disabled         |
| Aggressive LPM Support [Enabled/Disabled]             | Enabled          |
| Sata Controller Speed                                 | Default          |
| Serial ATA Port 0/1/2/3                               | -                |
| Software Preserve                                     | -                |
| Port 0/1/2/3 [Enabled/Disabled]                       | Enabled          |
| External SATA [Enabled/ <b>Disabled</b> ]             | Disabled         |
| SATA Device Type [Hard Disk Driver/Solid State Drive] | Hard Disk Driver |

#### 10.3.6 Thermal Configuration

#### Fig.10-8: Screen of the "Thermal Configuration" menu tab

| Aptio Setup Ut<br>Advanced  | ility - Copyright (C) 2012 . | American Megatrends, Inc.  |
|-----------------------------|------------------------------|--|
| latform Thermal Configurati | on                           | This value controls the temperature of the ACPI  |
| ritical Trip Point          |                              | Critical Trip Point - the  |
| assive Trip Point           | [95 C]                       | point in which the OS will   |
| Passive TC1 Value           | 1                            | shut the system off.   |
| Passive TC2 Value           | 5                            | NOTE: 100C is the Plan Of  |
| Passive TSP Value           | 10                           | Record (POR) for all Intel mobile processors.  |
| CH Thermal Device           | [Enabled]                    |  |
| PCH Temp Read               | [Enabled]                    |  |
| CPU Energy Read             | [Enabled]                    |  |
| CPU Temp Read               | (Enabled)                    |  |
|                             |                              | : Select Screen<br>11: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F2: Previous Values<br>F3: Optimized Defaults<br>F4: Save & Exit<br>ESC: Exit |

| Function | Default value |
|----------|---------------|
|          |               |



| Critical Trip Point [ <b>POR</b> /15 C/23 C/31<br>C/39 C/47 C/55 C/63 C/71 C/79 C/87<br>C/95 C/103 C/111 C/119 C]       | POR     |
|---|---------|
| Passive Trip Point [Disabled/15 C/23<br>C/31 C/39 C/47 C/55 C/63 C/71 C/79<br>C/87 C/ <b>95 C</b> /103 C/ 111 C/ 119 C] | 95 C    |
| Passive TC1 Value   | TC1=1   |
| Passive TC2 Value   | TC2=5   |
| Passive TSP Value   | TSP=10  |
| PCH Thermal Device<br>[ <b>Enabled</b> /Disabled]   | Enabled |
| PCH Temp Read [Enabled/Disabled]  | Enabled |
| CPU Energy Read [ <b>Enabled</b> /Disabled]   | Enabled |
| CPU Temp Read [Enabled/Disabled]  | Enabled |

## 10.3.7 USB Configuration

## Fig.10-9: Screen of the "USB Configuration" menu tab

| Advanced                           |            |                               |
|------------------------------------|------------|-------------------------------|
| USB Configuration                  |            | Enables Legacy USB support.   |
| 12D David as a s                   |            | AUTO option disables legacy   |
| USB Devices:                       |            | connected DISABLE option will |
| 1 1010010, 1 110000, 1 11000       |            | keep USB devices available    |
|                                    | [Enabled]  | only for EFI applications.    |
| USB3.0 Support                     | [Enabled]  |                               |
| XHCI Hand-off                      | [Enabled]  |                               |
| EHCI Hand-off                      | [Disabled] |                               |
| USB Mass Storage Driver Support    | [Enabled]  |                               |
| USB hardware delays and time-outs: |            |                               |
| USB transfer time-out              | [20 sec]   |                               |
| Device reset time-out              | [20 sec]   | : Select Screen               |
| Device power-up delay              | [Auto]     | 11: Select Item               |
|                                    |            | Enter: Select                 |
|                                    |            | +/-: Change Opt.              |
|                                    |            | F1: General Help              |
|                                    |            | F2: Previous values           |
|                                    |            | F4. Save & Fyir               |
|                                    |            | FSC: Fyit                     |
|                                    |            | and the second                |
|                                    |            |                               |
|                                    |            |                               |
|                                    |            |                               |

| Function  | Значение по умолчанию |
|---|-----------------------|
| Legacy USB support [Enabled/Disabled/Auto]                      | Enabled               |
| USB Devices: 1 Keyboard, 1 Mouse, 2 Hubs                        | -                     |
| USB 3.0 Support   | Enabled               |
| XHCI Hand-off [Disabled/ <b>Enabled</b> ]                       | Enabled               |
| EHCI Hand-off [ <b>Disabled</b> /Enabled]                       | Disabled              |
| USB Mass Storage Driver Support                                 | Enabled               |
| USB hardware delays and time-outs                               | -                     |
| USB transfer time-out<br>[1 sec/5 sec/10 sec/ <b>20 sec</b> ]   | 20 sec                |
| Device reset time-out<br>[10 sec/ <b>20 sec</b> /30 sec/40 sec] | 20 sec                |
| Device power-up delay[ <b>Auto</b> /Manual]                     | Auto                  |

### 10.3.8 Super IO Configuration

"Serial port IO Configuration" menu is available when the RIO587 board is installed.

#### Fig.10-10: Screen of the "Super IO Configuration" menu tab

| right (C)<br>C SCH3116  | 2012 American Megatrends, Inc.<br>Set Parameters of Serial Port<br>0 (COMA)   |
|---|---|
| C SCH3116   | Set Parameters of Serial Port<br>0 (COMA)   |
| C SCH3116   |   |
| Super IO Chip SMSC SCH3116<br>Serial Port 0 Configuration<br>Serial Port 1 Configuration<br>Serial Port 2 Configuration<br>Serial Port 3 Configuration<br>Serial Port 4 Configuration<br>Serial Port 5 Configuration<br>Parallel Port Configuration | : Select Screen   |
|   | <pre>t1: Select Item<br/>Enter: Select<br/>+/-: Change Opt.<br/>F1: General Help<br/>F2: Previous Values<br/>F3: Optimized Defaults<br/>F4: Save &amp; Exit<br/>ESC: Exit</pre> |
|   | ght (C) 2   |

| Function                              | Default value |
|---------------------------------------|---------------|
| Super IO Chip                         | SMSC SCH3116  |
| Serial Port 0/1/2/3/4/5 Configuration | -             |
| Parallel Port Configuration           | -             |

#### Serial port XX configuration:

| Function                                    | Default value |
|---|---------------|
| Serial port [ <b>Enabled</b> /Disabled]     | Enabled       |
| Change settings                             | -             |
| Device mode[Standard/IrDA Mode/ASK-IR Mode] | Standard      |

#### Parallel port configuration:

| Function                                 | Default value |
|--|---------------|
| Parellel port[ <b>Enabled</b> /Disabled] | Enabled       |
| Change settings                          | -             |



| Device mode [ <b>STD Printer Mode</b> / SPP Mode/ EPP-<br>1.9 and SPP Mode/ EPP-1.7 and SPP Mode/ECP<br>Mode/ECP and EPP 1.9 Mode/ECP and EPP 1.7<br>Mode] | STD Printer Mode |
|--|------------------|
|--|------------------|

#### 10.3.9 Serial port console redirection

"Serial port console redirection» menu is available when the RIO587 board is installed.

#### Fig.10-11:Screen of the "Serial port console redirection" menu tab

| Aptio Setup Utilit             | y - Copyright (C) 2012 | American Megatrends, Inc.     |
|--------------------------------|------------------------|-------------------------------|
| Advanced                       |                        |                               |
|                                |                        | Console Redirection Enable or |
| COMO                           |                        | Disable.                      |
| Console Redirection            | (ruspies)              |                               |
| console Redifection Sectings   |                        |                               |
| COM1                           |                        |                               |
| Console Redirection            | [Disabled]             |                               |
| Console Redirection Settings   |                        |                               |
|                                |                        |                               |
| COM2                           |                        |                               |
| Console Redirection            | [Disabled]             |                               |
| · Console Redirection Sectings |                        |                               |
| COM3                           |                        | : Select Screen               |
| Console Redirection            | [Disabled]             | ti: Select Item               |
| Console Redirection Settings   |                        | Enter: Select                 |
|                                |                        | +/-: Change Opt.              |
| COM4                           |                        | F1: General Help              |
| Console Redirection            | [Disabled]             | F2: Previous Values           |
| Console Redirection Settings   |                        | F3: Optimized Defaults        |
| COME                           |                        | FSC Exit                      |
| Console Redirection            | [Disabled]             | EDU: EXIC                     |
| Console Redirection Settings   | [                      |                               |
|                                |                        |                               |
|                                |                        |                               |
|                                |                        |                               |

| Function                               | Default value |
|--|---------------|
| COM 0/1/2/3/4/5                        | -             |
| Console Redirection [Enabled/Disabled] | Enabled       |
| Console Redirection Settings           | -             |





CPC503

#### 10.3.9.1. Console Redirection Settings

Fig.10-12: Screen of the "Console Redirection Settings menu tab

| COM6 - PuTTY   |   |  |
|--|---|--|
| Aptio Setup Utility<br>Advanced  | - Copyright (C) 201   | 0 American Megatrends, Inc.  |
| COMO<br>Console Redirection Settings<br>Terminal Type<br>Bits per second<br>Data Bits<br>Parity<br>Stop Bits<br>Flow Control<br>Recorder Mode<br>Resolution 100x31<br>Legacy OS Redirection Resolution | (VI-UIP8)<br>[115200]<br>[8]<br>[None]<br>[1]<br>[None]<br>[Disabled]<br>[Enabled]<br>[80x24] | Emulation: ANSI: Extended<br>ASCII char set. VT100: ASCII<br>char set. VT100+: Extends<br>VT100 to support color,<br>function keys, etc. VT-UTF8:<br>Uses UTF8 encoding to map<br>Unicode chars onto 1 or more<br>bytes. |
|  |   | : Select Screen<br>11: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F2: Previous Values<br>F3: Optimized Defaults<br>F4: Save & Exit<br>ESC: Exit   |
| Version 2,10,1208.   | Copyright (C) 2010  | American Megatrends, Inc.  |

| Function   | Default value |
|--|---------------|
| Termainal type[VT100/VT100+/VT-UTF8/ANSI]  | ANSI          |
| Bits per second<br>[9600/19200/38400/57600/ <b>115200</b> ]  | 115200        |
| Data bits[7/8]   | 8             |
| Parity[None/Even/Odd/Mark/Space]   | None          |
| Stop bits[1/2]   | 1             |
| Flow Control[None/"Hardware RTS/CTS"]  | None          |
| Recorder Mode[Disabled/Enabled]  | Disabled      |
| Resolution 100x31[Disabled/Enabled]  | Enabled       |
| Legacy OS Redirection Resolution [80x24/80x25]   | 80 x 24       |
| Serial Port for Out-of-Band<br>Management/Windows Emergency<br>Management Services(EMS)<br>[ <b>Disabled</b> /Enabled] | Disabled      |

#### 10.3.10 CPU PPM Configuration

The "CPU PPM Configuration" – setting the Processor Power Management modes.

## Fig.10-13:Screen of the "CPU PPM Configuration" menu tab

| COM4 - PuTTY                 |                             |   |
|------------------------------|-----------------------------|---|
| Aptio Setup Util<br>Advanced | ity - Copyright (C) 2012 Am | merican Megatrends, Inc.  |
| CPU PPM Configuration        |                             | Enable/Disable Intel SpeedStep  |
|                              | (Enabled)                   |   |
| Turbo Mode                   | [Disabled]                  |   |
| CPU C3 Report                | [Enabled]                   |   |
| CPU C6 report                | [Enabled]                   |   |
| CPU C7 report                | [Enabled]                   |   |
|                              |                             | : Select Screen<br>1: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F2: Previous Values<br>F3: Optimized Defaults<br>F4: Save & Exit<br>ESC: Exit |
|                              |                             |   |

| Function                                  | Default value |
|---|---------------|
| EIST [ <b>Enabled</b> /Disabled]          | Enabled       |
| Turbo Mode [ <b>Disabled</b> /Enabled]    | Disabled      |
| CPU C3 report [Enabled/Disabled]          | Enabled       |
| CPU C6 report [ <b>Enabled</b> /Disabled] | Enabled       |
| CPU C7 report [Enabled/Disabled]          | Enabled       |

## 10.4 Chipset

"Chipset" - configuring system logic components.

Fastwel

#### Fig.10-14: Screen of the "Chipset" menu tab

| d <sup>2</sup> COM4 - PuTTY |   | <u>e _0×</u>   |
|-----------------------------|---|--|
| Main                        | Aptio Setup Utility - Copyright (C) 2012 An<br>Advanced Chipset Boot Security Save & Exit | merican Megatrends, Inc. 💌   |
| ▶ PCH-IO<br>▶ System        | Configuration<br>Agent (SA) Configuration   | PCH Parameters   |
|                             |   | : Select Screen<br>11: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F2: Previous Values<br>F3: Optimized Defaults<br>F4: Save & Exit<br>ESC: Exit |
|                             | Version 2.15.1236. Copyright (C) 2012 Ame   | rican Megatrends, Inc. 💌   |

#### 10.4.1 System Agent (SA) configuration

System Agent (SA) configuration – memory and graphics subsystem confoguration.
Fastwel

### Fig.10-15: Screen of the "System Agent (SA) configuration" menu tab

| COM4 - PuTTY  |                                   | e _0   |
|---|-----------------------------------|--|
| Aptio Setup Util<br>Chipset   | ity - Copyright (C) 2012 Amer     | rican Megatrends, Inc.   |
| System Agent Bridge Name<br>System Agent RC Version<br>VT-d Capability                                  | IvyBridge<br>1.8.0.0<br>Supported | Check to enable VT-d function on MCH.  |
| VI-d<br>Enable NB CRID  | [Enabled]<br>[Disabled]           |  |
| <ul> <li>Graphics Configuration</li> <li>NB PCIE Configuration</li> <li>Memory Configuration</li> </ul> |                                   |  |
|   |                                   | : Select Screen<br>†1: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F2: Previous Values |
|   |                                   | F3: Optimized Defaults<br>F4: Save & Exit<br>ESC: Exit   |
| Version 2.15.12   | 36. Copyright (C) 2012 Americ     | can Mégatrends, Inc.   |

| Function                                   | Default value |
|--|---------------|
| System Agent Bridge Name                   | IvyBridge     |
| System Agent RC Version                    | 1.8.0.0       |
| VT-d Capability                            | Supported     |
| VT-d [ <b>Enabled</b> /Disabled]           | Enabled       |
| Enable NB CRID [ <b>Disabled</b> /Enabled] | Disabled      |

# 10.4.1.1 Graphics Configuration

Graphics configuration – Graphics subsystem configuration.

Fastwel

CPC503

# Fig.10-16: Screen of the "Graphics Configuration" menu tab

| COM4 - PuTTY  |   | <u>e</u> <u>-</u>   |
|---|---|---|
| Aptio Setup Util<br>Chipset   | lity - Copyright (C) 2012 Ame:  | rican Megatrends, Inc.  |
| Graphics Configuration<br>IGFX VBIOS Version<br>IGFx Frequency<br>Primary Display<br>Internal Graphics<br>GTT Size<br>Aperture Size<br>DVMT Pre-Allocated<br>DVMT Total Gfx Mem<br>Gfx Low Power Mode | 2158<br>350 MHz<br>[Auto]<br>[2MB]<br>[256MB]<br>[64M]<br>[256M]<br>[Enabled] | Select which of IGFX/PEG/PCI<br>Graphics device should be<br>Primary Display Or select SG<br>for Switchable Gfx.  |
| LCD Control   |   | : Select Screen<br>1: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F2: Previous Values<br>F3: Optimized Defaults<br>F4: Save & Exit<br>ESC: Exit |
| Version 2.15.1/   | 236 Conumight (C) 2012 Ameri  | can Megatrends, Inc.  |

| Function  | Purpose   | Default value |
|---|---|---------------|
| Primary Display [ <b>Auto</b> /IGFX/PEG/PCI/SG]   | Selection of the main graphics card<br>in the system. IGFX – integrated<br>into CPU, PEG/PCI – external<br>graphics devices with PCI or PCI<br>Express buses. | IGFX          |
| Internal Graphics [Auto/Disabled/Enabled]   | Possibility to switch off the CPU<br>integrated graphics card. Auto –<br>the graphics card is switched off<br>only when the display is connected.             | Auto          |
| GTT Size[1MB/ <b>2MB</b> ]  | Window size within RAM for direct access by graphics card.  | 2 MB          |
| Aperture Size [128MB/256MB/512MB]   | RAM capacity, backed up for video memory  | 256MB         |
| DVMT Pre-Allocated<br>[0MB/32MB/ <b>64MB</b> /96MB/128MB/<br>160MB/192MB/224MB/256MB/288MB/<br>320MB/352MB/384MB/416MB/<br>448MB/480MB/512MB] | Minimum backup RAM capacity<br>required for video subsystem<br>operation  | 64 MB         |
| DVMT total Gfx Mem[128M/256M/MAX]-  | Maximum available RAM capacity used by video subsystem driver   | 256M          |



| Gfx Low Power Mode[ <b>Enabled</b> /Disabled]- | Reducing graphics kernel heat dissipation due to the loss of efficiency. | Enabled |
|--|--|---------|

### LCD control –configuration of LVDS displays

## Fig.10-17: Screen of the "LCD control" menu tab

| Aptio Setup Utility - Copyright (C) 2012 American Megatrends, Inc.<br>Chipset   |  |   |
|---|--|---|
| LCD Control<br>Primary IGFX Boot Display<br>LCD Panel Type<br>SDVO-LFP Panel Type<br>Panel Scaling<br>Active LFP<br>Panel Color Depth | [VBIOS Default]<br>[VBIOS Default]<br>[VBIOS Default]<br>[Auto]<br>[No LVDS]<br>[18 Bit] | Select the Video Device which<br>will be activated during POST.<br>This has no effect if external<br>graphics present.<br>Secondary boot display<br>selection will appear based on<br>your selection.<br>VGA modes will be supported<br>only on primary display |
|   |  | <pre>: Select Screen fi: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save &amp; Exit ESC: Exit</pre>   |
|   |  |   |

| Function  | Default value |
|---|---------------|
| Primary IGFX boot display [ <b>VBIOS</b><br><b>Default</b> /CRT/EFP/LFP/ EFP3/EF{2/LFP2]  | VBIOS Default |
| LCD Panel Type [640x480/800x600/1024x768/<br>1280x1024/1400x1050/1600x1200/1366x768/<br>1680x1050/1920x1200/1440x900/<br>1920x1080/2048x1536] | VBIOS Default |
| SDVO-LFP Panel Type   | VBIOS Default |
| Panel Scaling [Auto/Off/Force Scaling]  | Auto          |
| Active LFP [ <b>No LVDS</b> /Int-LVDS/SDVO LVDS/eDP<br>Port-A/ eDP Port-D]  | No LVDS       |
| Panel Color Depth [ <b>18 bit</b> /24bit]   | 18 bit        |

### 10.4.1.2 NB PCIe Configuration

NB PCIe configuration – PCI Express bus configuration.



### Fig.10-18: Screen of the "NB PCIe Configuration" menu tab



| Function                                    | Purpose  | Default value |
|---|--|---------------|
| PEG0  | PCIe operation mode.   | -             |
| PEG1/2                                      | PCIe operation mode.   | x4 Gen2/1     |
| PEG0/1/2 – Gen X [ <b>Auto</b> /Gen1/ Gen2] | Possibility to manually specify th<br>speed of communication with PCIE<br>device           | Auto          |
| Detect Non-Compliance Device                | The "Enabled" setting makes it<br>possible to solve problems using<br>non-standard devices | Disabled      |
| De-emphasis Control [-3.5 dB/-6 dB]         | Possibility to select amplification coefficient for reducing BER (Bit Error Rate)          | - 3.5 dB      |

### 10.4.1.3 Memory Configuration

Memory configuration – Information and memory settings.

Fastwel

CPC503

# Fig.10-19: Screen of the "Memory Configuration" manu tab

| Aptio Setup Utility -<br>Chipset | Copyright (C) 2012 Amer | rican Megatrends, Inc.    |
|----------------------------------|-------------------------|---------------------------|
| Memory Information               |                         | Enable or disable DDR Ecc |
| Memory RC Version                | 1.8.0.0                 |                           |
| Memory Frequency                 | 1600 Mhz                |                           |
| Total Memory                     | 6144 MB (DDR3)          |                           |
| DIMM#0                           | 2048 MB (DDR3)          |                           |
| DIMM#1                           | Not Present             |                           |
| DIMM#2                           | 4096 MB (DDR3)          |                           |
| DIMM#3                           | Not Present             |                           |
| CAS Latency (tCL)                | 11                      |                           |
| Minimum delay time               |                         |                           |
| CAS to RAS (tRCDmin)             | 11                      |                           |
| Row Precharge (tRPmin)           | 11                      |                           |
| Active to Precharge (tRASmin)    | 28                      | : Select Screen           |
| XMP Profile 1                    | Not Supported           | 11: Select Item           |
| XMP Profile 2                    | Not Supported           | Enter: Select             |
|                                  |                         | +/-: Change Opt.          |
| ECC Support                      | [Enabled]               | F1: General Help          |
| Max TOLUD                        | [Dynamic]               | F2: Previous Values       |
| Memory Remap                     | [Enabled]               | F3: Optimized Defaults    |
|                                  |                         | F4: Save & Exit           |
|                                  |                         | ESC: Exit                 |
|                                  |                         |                           |
|                                  |                         |                           |
|                                  |                         |                           |
|                                  |                         |                           |
|                                  |                         |                           |

| Function                      | Purpose   | Default value  |
|-------------------------------|---|----------------|
| Memory RC Version             | Version   | 1.8.0.0        |
| Memory Frequency              | Frequency   | 1600 Mhz       |
| Total Memory                  | Total memory  | 6144 MB (DDR3) |
| DIMM# 0/1/2/3                 | Location of the installed memory  | -              |
| CAS Latency (tCL)             | Delay in cycles between CAS<br>signal generation and data reading<br>start          | 11             |
| Minimum delay time            | Minimum delay time  | -              |
| CAS to RAS (tRCDmin)          | Time of delay between CAS and RAS signals.  | 11             |
| Row Precharge (tRPmin)        | <ol> <li>Number of cycles for the<br/>repeated RAS signal<br/>generation</li> </ol> | 11             |
| Active to Precharge (tRASmin) | 2. Number of cycle of opening<br>and closing of the same<br>storage bank            | 28             |
| XMP Profile 1/2               | 3. Not supported  | Not Supported  |

CPC503 User Manual

Fastwel

| ECC support [ <b>Enabled</b> /Disabled]  | ECC mode activation.                                 | Enabled |
|--|--|---------|
| Max TOLUD<br>[ <b>Dynamic</b> /1GB/1.25GB/1.5GB/<br>1.75GB/2GB/2.25GB/2.5GB/2.75GB/<br>3GB/3.25GB] | Possibility to choose the upper<br>RAM limit         | Dynamic |
| Memory Remap [ <b>Enabled</b> /Disabled]   | Has to be activated if 4 GB RAM or more is installed | Enabled |

# 10.4.2 PCH-IO Configuration

PCH-IO configuration – Southbridge configuration.

### Fig.10-20: Screen of the "PCH-IO Configuration" menu tab

| COM4 - PuTTY  |                            |   |
|---|----------------------------|---|
| Aptio Setup Util<br>Chipset   | ity - Copyright (C) 2012 ; | American Megatrends, Inc.   |
| Intel PCH RC Version<br>Intel PCH SKU Name<br>Intel PCH Rev ID<br>• USB Configuration<br>• PCH Azalia Configuration | 1.8.0.1<br>QM77<br>04/C1   | USB Configuration settings  |
| SB CRID<br>High Precision Event Timer Con   | [Disabled]                 |   |
| high Frecision limer  | [TURDIEG]                  | : Select Screen<br>1: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F2: Previous Values<br>F3: Optimized Defaults<br>F4: Save & Exit<br>ESC: Exit |
| Version 2.15.12   | 36. Copyright (C) 2012 Am  | erican Megatrends, Inc.   |

| Function                                 | Purpose  | Default value |
|--|--|---------------|
| USB Configuration                        | USB configuration  | -             |
| PCH Azalia Configuration                 | Audio codec configuration  | -             |
| SB CRID [ <b>Disabled</b> /Enabled]      | Possibility to change the<br>southbridge identifier for<br>compatability with obsolete<br>software | Disabled      |
| High Precision Event Timer Configuration | HPET configuration   | -             |



| High Precision Timer [ <b>Enabled</b> /Disabled] | Possibility to switch off the HPET timer, integrated into the chipset. | Enabled |
|--|--|---------|
|  |  |         |

# 10.4.2.1 PCH Azalia Configuration

| COM4 - PuTTY                |                          |   |  |  |  |
|-----------------------------|--------------------------|---|--|--|--|
| Aptio Setup Util<br>Chipset | ity - Copyright (C) 2012 | American Megatrends, Inc.   |  |  |  |
| PCH Azalia Configuration    | Dunch                    | Control Detection of the<br>Azalia device.  |  |  |  |
|                             | [1000]                   | unconditionally disabled<br>Enabled = Azalia will be<br>unconditionally Enabled<br>Auto = Azalia will be enabled<br>if present, disabled otherwise. |  |  |  |
|                             |                          | : Select Screen<br><pre> fi: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values </pre>                                 |  |  |  |
|                             |                          | F3: Optimized Defaults<br>F4: Save & Exit<br>ESC: Exit  |  |  |  |
| Version 2,15,12             | 36. Copyright (C) 2012 7 | American Megatrends, Inc.   |  |  |  |

| Function                                | Purpose                                   | Default value |
|---|---|---------------|
| Azalia [ <b>Auto</b> /Enabled/Disabled] | Possibility to switch off the audio codec | Auto          |

# 10.4.2.2 USB Configuration

USB configuration

# Fig.10-21:Screen of the "USB Configuration" menu tab

| COM4 - PuTTY  |  |  |
|---|--|--|
| Aptio Setup Utility -<br>Chipset  | Copyright (C) 2012 A                             | merican Megatrends, Inc.   |
| USB Configuration<br>XHOI Pre-Boot Driver<br>XHCI Mode<br>HS Port #1 Switchable         | [Enabled]<br>[Smart Auto]<br>[Enabled]           | Enable or disable XHCI<br>Pre-Boot Driver support.   |
| HS Port #2 Switchable<br>HS Port #3 Switchable<br>HS Port #4 Switchable<br>xHCI Streams | [Enabled]<br>[Enabled]<br>[Enabled]<br>[Enabled] |  |
| EHCI1   | [Enabled]  |  |
| EHCI2   | [Enabled]  | : Select Screen  |
| USB Ports Per-Port Disable Control  | [Disabled]                                       | <pre>&gt;1: Select Item<br/>Enter: Select<br/>+/-: Change Opt.<br/>F1: General Help<br/>F2: Previous Values<br/>F3: Optimized Defaults<br/>F4: Save &amp; Exit<br/>ESC: Exit</pre> |
| Version 2.15.1236. Co   | opyright (C) 2012 Ame                            | rican Megatrends, Inc.   |

| Function                    | Purpose   | Default value |
|-----------------------------|---|---------------|
| XHCI Pre-Boot Driver        | Support of USB 3.0 at BIOS level  | Enabled       |
|                             | USB 3.0 operating mode in BIOS:   | Smart Auto    |
|                             | Disabled: all the ports are in USB 2.0 mode   |               |
|                             | Enabled: All the ports are in USB<br>3.0 mode – operating system driver<br>support is required  |               |
| xHCI Mode                   | Auto – USB 2.0 mode at the BIOS<br>stage, then - USB 3.0, if there is<br>support from operating system<br>driver.   |               |
|                             | Smart Auto – USB 2.0 mode at<br>cold start. If operating system has<br>USB 3.0 support, the ports will<br>remain to be in the USB 3.0 mode<br>after reboot. |               |
| HS Port #1/2/3/4 Switchable | Individual switching of the ports from USB 3.0 to USB 2.0 modes   | Enabled       |
| xHCI Streams                | Additional buffering support for<br>high-speed USB 3.0 storage<br>devices   | Enabled       |



| EHCI1 [Enabled/Disabled]   | Possibility to switch off EHCI1 controller        | Enabled  |
|--|---|----------|
| EHCl2 [ <b>Enabled</b> /Disabled]                                  | Possibility to switch off EHCI2 controller.       | Enabled  |
| USB Ports Per-Port Disable Control<br>[ <b>Disabled</b> /.Enabled] | Possibility to individually switch off USB ports. | Disabled |

### 10.5 Boot

Tab for configuring module boot devices. Screen of this menu tab is shown on the Figure below.

Fig. 10-22: Screen of the "Boot" menu tab



#### 10.5.1 Boot Configuration

This menu tab enables to set separate system features at the time of booting.



#### 10.5.1.1 Setup Prompt Timeout

| Boot Configuration   |            |
|----------------------|------------|
| Quiet Boot           | [Enabled]  |
| Fast Boot            | [Disabled] |
| Setup Prompt Timeout | 123456     |

Set the number of seconds for activation waiting time. Value 65535 (0XFFFF) means that the waiting period is indefinite.

#### 10.5.1.2 Bootup NumLock State

Setting this value enables to change the "Number Lock" settings upon booting. An optimal default adjustment for this value is "On"

| Option | Description   |
|--------|---|
| Off    | This option disables the "Number Lock" automatic keyboard mode. Press<br>Number Lock key button located in the upper left corner of keyboard digital panel<br>in order to use keyboard's set of numeric characters. "Number Lock" LED starts<br>flashing when the "Number Lock" key button is pressed.          |
| On     | This parameter automatically enables the "Number Lock" mode on the keyboard<br>during system boot process. This makes possible a direct use of the digital panel<br>located in the right side of the keyboard. The "Number Lock" on the keyboard will<br>be activated. This parameter value is a default value. |

#### 10.5.1.3 Quiet Boot

Setting this value makes it possible to change the nature of screen messages during the boot process. An optimal and default parameter is "Disabled".

| Option   | Description   |
|----------|---|
| Disabled | Select this parameter value for system to generate POST messages.   |
| Enabled  | Select this parameter value for the system to generate "OEM logo" messages.<br>This parameter value is a default value. |

#### 10.5.1.4 Fast Boot

4. Activation of this mode enables to speed up the BIOS boot process by skipping initialization of a part of the hardware. An optimal and default parameter is "Disabled".

| Option   | Description  |
|----------|--|
| Disabled | Select this parameter value in order to switch off the Fast Boot mode  |
| Enabled  | Select this parameter value, to speed up the BIOS boot process by skipping initialization of a part of the hardware. |



### 10.5.2 Boot Option Priorities

This submenu entry shows the priorities of boot options. User can change priorities by selecting a separate boot option. The boot option marked as #1 will have the top priority, the next will be second, third etc.

### 10.5.3 Hard Drive BBS Priorities

#### Fig. 10-23: Screen of the "Hard Drive BBS Priorities" menu tab

| COM6 - PuTTY               |          |              |                 |                  |                   |         |            |   |  | _ 0 |
|----------------------------|----------|--------------|-----------------|------------------|-------------------|---------|------------|---|--|-----|
|                            | Aptio    | Setup U<br>B | tility -<br>oot | Copyriq          | pht (C)           | 2010    | American   | Megatrends,   | Inc.   |     |
| Scot Option<br>Boot Option | *1<br>#2 |              |                 | (P4: 1<br>(P0: 0 | TEL_SAT<br>Fast 1 | A<br>00 | )          | Sets the sy   | stem boot order  |     |
|                            |          |              |                 |                  |                   |         |            | : Select<br>1: Select<br>Enter: Select<br>+/-: Change<br>F1: General<br>F2: Previou<br>F3: Optimiz<br>F4: Save &<br>ESC: Exit | Screen<br>Item<br>ect<br>: Opt.<br>. Help<br>is Values<br>red Defaults<br>Exit |     |
|                            | Vers     | ion 2.10     | .1208. C        | opyright         | (C) 2             | 010 A   | merican Me | egatrends, I  | nc.  |     |

This entry contains a list of devices to determine computer boot priority. Boot Option #1 has the top priority.

#### 10.5.4 CSM16 Parameters

Short-cuts

5. This entry is used for setting additional boot parameters.

### Fig. 10-24: Screen of the "CSM16 Parameters" menu tab

| Aptio Setup Uti<br>Boo | lity - Copyright (C) 2012 Am | erican Megatrends, Inc.   |
|------------------------|------------------------------|---|
| CSM16 Parameters       |                              | UPON REQUEST - GA20 can be<br>disabled using BIOS services.   |
| SM16 Module Version    | 07.70                        | ALWAYS - do not allow   |
|                        |                              | disabling GA20; this option is  |
| Option ROM Messages    | [Force BIOS]                 | executed above 1MB.   |
| INT19 Trap Response    | [Immediate]                  |   |
|                        |                              | <pre>11: Select Item<br/>Enter: Select<br/>+/-: Change Opt.<br/>F1: General Help<br/>F2: Previous Values<br/>F3: Optimized Defaults<br/>F4: Save &amp; Exit<br/>ESC: Exit</pre> |
|                        |                              |   |

| Function             | Purpose                      | Default value |
|----------------------|------------------------------|---------------|
| CSM16 Module Version | Version                      | 07.70         |
| GateA20 Active       | A20 gate control             | Upon Request  |
| Option ROM Messages  | Output of OPROM BIOS data    | Force BIOS    |
| INT19 Trap Response  | Control of the trapped INT19 | Immediate     |

#### 10.5.4.1 Option ROM Messages

While using this parameter, the "Option ROM" messages are displayed.

| Option       | Description  |
|--------------|--|
| Force BIOS   | Set this parameter value to allow the system displaying the "Optional ROM" messages. |
| Keep Current | Set this parameter value to disable system display of the "Optional ROM" parameters. |



### 10.5.4.2 INT19 Trap Responce

The "INT19 Trap Response" – control of the Int 19h vector trap process.

| Option    | Decription                                     |
|-----------|--|
| Immediate | Immediately run the trapped int 19h            |
| Postponed | Run the trapped int 19h during legacy booting. |

#### 10.5.5 CSM parameters

6. This submenu enables to set additional boot parameters.

### Fig. 10-25: Screen of the "CSM parameters" menu tab

| COM4 - PuTTY   |   |  |
|--|---|--|
| Aptio Setup Utility<br>Boot  | - Copyright (C) 2012 Am   | erican Megatrends, Inc.  |
| Launch CSM<br>Boot option filter<br>Launch PXE OpROM policy<br>Launch Storage OpROM policy<br>Launch Video OpROM policy<br>Other PCI device ROM priority | [Enabled]<br>(Legacy only)<br>[Do not launch]<br>[Legacy only]<br>[Legacy only]<br>[Legacy OpROM] | This option controls what<br>devices system can boot to  |
|  |   | : Select Screen<br>1: Select Item<br>Enter: Select<br>+/-: Change Opt.<br>F1: General Help<br>F2: Previous Values<br>F3: Optimized Defaults<br>F4: Save & Exit |
| Version 2.15.1236.   | Copyright (C) 2012 Amer   | ESC: Exit<br>ican Megatrends, Inc.   |

| Function                    | Purpose  | Default valuee |
|-----------------------------|--|----------------|
| Launch CSM                  | Activation of Legacy BIOS<br>compatibility           | Enabled        |
| Boot option filter          | Support of booting from UEFI storage devices.        | Legacy only    |
| Launch PXE OpROM policy     | Activation of booting via network:<br>UEFI or Legacy | Do not launch  |
| Launch Storage OpROM policy | Booting from PCI storage devices:<br>UEFI or Legacy  | Legacy only    |

| Factwol | TR.  |
|---------|------|
| rasiwei | 7 47 |

| Launch Video OpROM policy   | Support of UEFI graphics cards:<br>UEFI or Legacy               | Legacy only  |
|-----------------------------|---|--------------|
| Other PCI device ROM policy | Initialization of the OpROM<br>installed boards: UEFI or Legacy | Legacy OpROM |

## 10.6 Security

This tab allows setting the module's protective functions.

### 10.6.1 Password setting

#### Two password protection levels

"Security" settings allow Administrator and User passwords. IF both of the passwords are used, Administrator password should be entered first.

The system should be configured in such a way that all the users could enter password each time the system is booted or when the "Setup" procedure is performed, using Administrator or User passwords.

Administrator and User passwords allow two levels of password protection.

If you selected the "Password" submenu, you'll be asked to set the password containing from 3 to 20 characters. Type the password from keyboard. Password will not be displayed during entering. Confirm the password below. If you forget your password, you'll have to reset all the BIOS settings.

#### 10.6.2 Security Setup

### Fig. 7-26: Screen of the "Security" menu tab

| Aptio Setup Ut:<br>Main Advanced Chipset Boo   | lity - Copyright (C) 2012<br>ot Security Save & Exit    | American Megatrends, Inc.                                   |
|--|---|---|
| Password Description   |   | Set Administrator Password                                  |
| If ONLY the Administrator's ;<br>then this only limits access<br>only asked for when entering    | bassword is set,<br>to Setup and is<br>Setup.           |   |
| If ONLY the User's password is<br>is a power on password and mu<br>boot or enter Setup. In Setup | is set, then this<br>ist be entered to<br>the User will |   |
| have Administrator rights.   |   |   |
| in the following range:  |   |   |
| Minimum length   | 3   |   |
| Maximum length   | 20  |   |
|  |   | : Select Screen<br>11: Select Item                          |
|  |   | Enter: Select   |
| User Password  |   | +/-: Change Opt.<br>F1: General Help<br>F2: Previous Values |
| Secure Boot menu   |   | F3: Optimized Defaults<br>F4: Save & Exit                   |
| HDD Security Configuration:  |   | ESC: Exit   |
| P2:16GB SATA F1  |   |   |
| P4:FFD_SATA  |   |   |
|  |   |   |



| Option                    | Description   |
|---------------------------|---|
| User Password             | This option enables setting User password for BIOS          |
| Administrator<br>Password | This option enables setting Administrator password for BIOS |

| Option         | Purpose                   | Default value |
|----------------|---------------------------|---------------|
| Minimum Length | Minimum number of symbols | 3             |
| Maximum Length | Maximum number of symbols | 20            |

| Option                        | Description   |
|-------------------------------|---|
| Secure Boot menu              | Mechanism of protection against the unsigned boot loader for UEFI BIOS. |
| HDD Security<br>Configuration | Enables to set the password for accessing to storage devices.           |

# 10.7 Save & Exit

Tab of BIOS Setup exit parameters. Screen of this menu tab is shown below.

### Fig. 7-27: Screeen of the "Save & Exit" menu tab

| COM4 - PuTTY  |   |
|---|---|
| Aptio Setup Utility - Copyright (C) 2012 Am<br>Main Advanced Chipset Boot Security Save & Exit  | merican Megatrends, Inc.  |
| Save Changes and Exit<br>Discard Changes and Exit<br>Save Changes and Reset<br>Discard Changes and Reset<br>Save Options<br>Save Changes<br>Discard Changes<br>Restore Defaults<br>Save as User Defaults<br>Restore User Defaults | Exit system setup after saving the changes.   |
| Boot Override<br>P2: 16GB SATA Flash Drive<br>Launch EFI Shell from filesystem device   | <pre>: Select Screen 11: Select Item Enter: Select +/-: Change Opt. F1: General Help F2: Previous Values F3: Optimized Defaults F4: Save 6 Exit ESC: Exit</pre> |
| Version 2.15.1236. Copyright (C) 2012 Amer  | rican Megatrends, Inc.  |



# 10.7.1 Save Changes and Exit

When you've made changes to the system, select this option for saving the configuration and exiting the Aptio<sup>™</sup> TSE, so the configuration could be used further. The following window will appear after selecting "Save Configuration and Exit" option:

|      | Save &  | Exit Se | etup ———  |
|------|---------|---------|-----------|
| Save | configu | uration | and exit? |
|      |         |         |           |
|      | Yes     | No      |           |
|      | Yes     | No      |           |

Select "Yes" to save changes and exit AptioTM TSE.

# 10.7.2 Discard Changes and Exit

Select this option to exit AptioTM TSE without saving the changes. The following window will appear after selection of the "Discard Changes and Exit" option.

| [ Exit   | Without | Saving – |
|----------|---------|----------|
| Quit     | without | saving?  |
|          |         |          |
| <u> </u> | res     | NO       |

Select "Yes" to discard changes and exit AptioTM TSE.

# **10.7.3** Save Changes and Reset

When you've made changes to the system, select this option for saving configuration and system reboot in order to use the other parameter configuration in the future. The following window will appear after selection of the "Save Changes and Reset" option:

| Save &                        | reset — |
|-------------------------------|---------|
| Save configuration and reset? |         |
|                               | No      |
| Yes                           | NO      |

Select "Yes" to save changes and reboot.



# 10.7.4 Discard Changes and Reset

Choose this option for reset without saving the changes made during configuration process. The following window will appear after selection of the "Discard Changes and Reset" option:

| Reset Without Saving  |  |
|-----------------------|--|
| Reset without saving? |  |
|                       |  |
| Yes No                |  |
| l                     |  |

# 10.7.5 Save Options

Options for saving/ discarding changes made are described below.

### 10.7.5.1 Save Changes

When you've made changes to the system, select this option for saving changes while operation continues. For separate options it is required to reboot the system to enable using the new parameter configuration.

| tup Values — |
|--------------|
| iguration?   |
|              |
| No           |
|              |

Select "Yes" for saving changes while operation continues.

## 10.7.5.2 Discard Changes

Select this option to discard the changes made.



Select "Yes" for loading the previous values while operation continues.

### 10.7.5.3 Restore Defaults

Restoring default settings for all the options



Select "Yes" to restore the default settings.

### 10.7.5.4 Save as User Defaults

Save the changed values as user default settings.

| rs User Defaults [ |
|--------------------|
| iguration?         |
|                    |
| No                 |
|                    |

Select "Yes" in order to save the changes made while operation continues.

## 10.7.5.5 Restore User Defaults

Restore user settings for all the options.

| Restore | User | Defaults 🗌 |
|---------|------|------------|
| Restore | User | Defaults?  |
| Yes     | 1    | ٩o         |

Select "Yes" for restoring user settings while operation continues.

## 10.7.6 Boot Over ride

This menu entry displays all possible load options from the "Boot Option List". User can choose a device for loading directly from BIOS SETUP.